

## Annex 128A

(normative)

### 2.5\_Gb/s Storage Enclosure Interface (2.5GSEI)

#### 128A.1 Overview

This clause defines the functional and electrical characteristics for 2.5GSEI. This interface provides electrical characteristics and associated compliance points, which can optionally be used when designing systems with pluggable storage drive module interfaces. The compliance point definitions provide a unique partitioning of the channel defined in Annex 128C, such that the test points TP0D-H and TP0H-D defined in this Annex are equivalent to TP1 defined in Annex 128C, and TP5D-H and TP5H-D defined in this Annex are equivalent to TP4 defined in Annex 128C. Figure 128A–1 shows the test point locations associated with 2.5GSEI.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54





Figure 128A-1—Test points

The 2.5GSEI link is described in terms of a host 2.5GSEI component with associated insertion loss and a drive 2.5GSEI component. Figure 128A-2 (one direction shown) and Equation (128A-1) depict a typical 2.5GSEI application and summarize the informative differential insertion loss budget, which is shown in Figure 128A-3. The 2.5GSEI interface comprises of independent data paths in each direction. Each data



1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

path contains one differential lane, which is AC-coupled on the receiver side. The nominal signaling rate for each lane is 3.125 GBd.




NOTE-- The connector insertion loss is 0.2 dB for the mated test fixture.

**Figure 128A-2—Insertion loss budget at 2.578125 GHz**

$$Insertion\_loss(f) \leq \left\{ \begin{array}{ll} 0.668 + 3.755\sqrt{f} + 3.608f & 0.05 \leq f < 1.5625 \\ -23.753 + 22.242f & 1.5625 \leq f < 2.34375 \end{array} \right\} \text{ (dB)} \quad (128A-1)$$

where  
 $f$  is the frequency in GHz  
 $Insertion\_loss(f)$  chip to chip (C2C) insertion loss



**Figure 128A-3—Chip-to-chip insertion loss**


### 128A.1.1 Bit error ratio

The bit error ratio (BER) shall be less than  $10^{-12}$  with any errors sufficiently un-correlated to ensure an acceptably high mean time to false packet acceptance (MTTFPA) assuming 8B/10B coding.

### 128A.2 2.5GSEI compliance point definitions

The electrical characteristics for 2.5GSEI are defined at compliance points for the host and drive, respectively. Reference test fixtures, called compliance boards, are used to access the electrical specification parameters. Figure 128A-4 depicts the location of compliance points when measuring host 2.5GSEI compliance. The output of the Host Compliance Board (HCB) is used to verify the host electrical output signal at TP4<sub>H-D</sub>. Similarly, the input of the HCB at TP1<sub>D-H</sub> is used to verify the host input compliance.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54



**Figure 128A-4—Host compliance board**

Figure 128A-5 depicts the location of compliance points when measuring drive 2.5GSEI compliance. The output of the Drive Compliance Board (DCB) is used to verify the host electrical output signal at TP2<sub>D-H</sub>. Similarly, the input of the DCB at TP3<sub>H-D</sub> is used to verify the host input compliance. Additional details on the requirements for the HCB and DCB are given in Annex 128D.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54




Figure 128A-5—Drive compliance board

### 128A.3 2.5GSEI electrical characteristics

#### 128A.3.1 2.5GSEI host output characteristics

A 2.5GSEI host output shall meet the specifications defined in Table 128A-1 if measured at TP4<sub>H-D</sub>.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

**Table 128A-1—2.5GSEI host output characteristics**

Parameter	Subclause reference	Value	Units
Signaling rate	128A.3.1.1	$3.125 \pm 100$ ppm	GBd
DC common-mode output voltage (max.)	128A.3.1.2	1.9	V
AC common-mode output voltage (max., RMS)	128A.3.1.2	30	mV
Differential peak-to-peak output voltage (max.)	128A.3.1.2	35	mV
Transmitter disabled		1200	mV
Differential output return loss (min.)	128A.3.1.3	See Equation- (128A-1) and Equation (128A-2)	dB
Output waveform			
Transmitter steady-state voltage, $v_f$ (max.)	128A.3.1.4.2	600	mV
Transmitter steady-state voltage, $v_f$ (min.)	128A.3.1.4.2	400	mV
Linear fit pulse peak (min.)	128A.3.1.4.2	0.42	mV
Max output jitter (peak-to-peak)			
Random jitter	128A.3.1.6	0.20	UI
Deterministic jitter		0.12	UI
Duty Cycle Distortion		0.035	UI
Total jitter		0.35	UI
Signal-to-noise-and-distortion ratio (min.)	128A.3.1.7	5.6	dB


A test system with a fourth-order Bessel-Thomson low-pass response with 8 GHz 3 dB bandwidth is to be used for all output signal measurements, unless otherwise specified.

**128A.3.1.1 Signaling rate and range**

~~The 2.5GSEI signaling rate is  $3.125 \text{ GBd} \pm 100 \text{ ppm}$ . This translates to a nominal unit interval of 320 ps.~~

**128A.3.1.2 Signaling levels**

The differential output voltage  $V_d$  is defined to be the difference between the single-ended output voltages,  $SL\langle p \rangle$  minus  $SL\langle n \rangle$ . The common-mode voltage  $V_{cm}$  is defined to be one half of the sum of  $SL\langle p \rangle$  and  $SL\langle n \rangle$ . These definitions are illustrated by Figure 128A-6.



**Figure 128A-6—Voltage definitions**

~~The peak-to-peak differential output voltage is less than or equal to 1200 mV. The peak-to-peak differential output voltage is less than or equal to 35 mV when the transmitter is disabled.~~ The DC common-mode output voltage and AC common-mode output voltage are defined with respect to signal ground.

### 128A.3.1.3 Output return loss

The differential output return loss, in dB, of the output is shown in Equation (128A-2) and illustrated in Figure 128A-7. This output requirement applies to all valid output levels. The reference impedance for differential return loss measurements is 100 Ω.

$$Return\_loss(f) \geq \left\{ \begin{array}{ll} Return\_loss_{min} = 12 & 50 \leq f < 275 \\ Return\_loss_{min} = 12 - 6.75 \log_{10} \left( \frac{f}{275 \text{ MHz}} \right) & 275 \leq f < 2343.75 \end{array} \right\} \text{ (dB)} \quad (128A-2)$$

where

$f$  is the frequency in MHz

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54






Figure 128A-7—Output differential return loss

#### 128A.3.1.4 Transmitter output waveform

##### 128A.3.1.4.1 Linear fit to the measured waveform

The linear fit pulse response is characterized using the procedure described in 94.3.12.5.2 with the exception that the measurement is performed at TP4<sub>H-D</sub> rather than TP2, N<sub>p</sub> = 100, and pattern is PRBS13Q test pattern (see 120.5.10.2.3).

##### 128A.3.1.4.2 Steady-state voltage and linear fit pulse peak

The linear fit pulse,  $p(k)$ , determined according to 128A.3.1.4.1. The steady-state voltage  $v_f$  is defined to be the sum of the linear fit pulse  $p(k)$  divided by M, determined in step 3 of the linear fit procedure. ~~The steady-state voltage shall be greater than or equal to 400 mV and less than or equal to 600 mV. The peak value of  $p(k)$  shall be greater than  $0.42 \times v_f$ .~~

##### 128A.3.1.5 Transmit jitter test requirements

Transmit jitter is defined with respect to a test procedure resulting in a BER bathtub curve such as that described in Annex 48B.3. For the purpose of jitter measurement, the effect of a single-pole high-pass filter with a 3 dB point at 1.875 MHz is applied to the jitter. The data pattern for jitter measurements shall be a square wave as defined in 52.9.1.2 with ~~five~~ consecutive 1's and 0's. Crossing times are defined with respect to the mid-point (0 V) of the AC coupled differential signal.

##### 128A.3.1.6 Transmit jitter

The transmitter shall have a maximum total jitter ~~of 0.35 UI peak to peak~~, composed of a maximum deterministic component ~~of 0.12 UI peak to peak~~ and a maximum random component ~~of 0.2 UI peak to peak~~.



Duty cycle distortion (DCD) is considered a component of deterministic jitter ~~and shall not exceed 0.035 UI peak-to-peak~~. The peak-to-peak duty cycle distortion is defined as the absolute value of the difference in the mean pulse width of a 1 pulse or the mean pulse width of a 0 pulse (as measured at the mean of the high- and low-voltage levels in a clocklike repeating bit sequence) and the nominal pulse width. Jitter specifications are specified for BER  $10^{-12}$ . Transmit jitter test requirements are specified in 128A.3.1.5.

### 128A.3.1.7 Transmitter output noise and distortion

Signal-to-noise-and-distortion ratio (SNDR) measured at the transmitter output using the method described in 92.8.3.7 shall be ~~greater than 5.6 dB~~ using  $N_p=3$ . A 2.5GSEI signal must be injected at TP1<sub>D-H</sub> to ensure connector crosstalk is accounted for in this measurement.

### 128A.3.2 2.5GSEI host input characteristics

A 2.5GSEI host input shall meet the specifications defined in Table 128A–2 if measured at the appropriate test point. ~~The test transmitter then transmits any valid PCS output (such as scrambled idle).~~

**Table 128A–2—2.5GSEI host input characteristics**

Parameter	Subclause reference	Value	Units
Differential input return loss (min.)	128A.3.2.1	See Equation (128A–2)	dB
Interference tolerance	128A.3.2.2	Table 128A–3	=
Jitter tolerance	128A.3.2.3	Table 128A–4	=

#### 128A.3.2.1 Input differential return loss

The host input differential return loss shall ~~meet Equation (128A–2)~~ measured at TP1<sub>D-H</sub>.

#### 128A.3.2.2 Receiver interference tolerance

The following considerations apply to the interference tolerance test. The pattern generator is calibrated at TP2<sub>D-H</sub> ~~to produce the values in Table 128A–3~~. A transmitter is applied to TP3<sub>H-D</sub> to inject representative crosstalk that will be present when the host receiver is being tested to ensure the crosstalk is measured when calibrating the broadband noise. Figure 128A–8 illustrates the calibration and test configurations that are needed for the host interference tolerance test. The data pattern used for the receiver interference tolerance test shall be PRBS7. The BER shall be less than or equal to  $10^{-12}$  for any signaling speed in the range of 3.125 GBd  $\pm$  100 ppm.


Calibration procedure is as follows:

- 1) Create a channel (ISI channel + HCB + DCB) with as close to 2.475 dB of loss at 1.5625 GHz as possible.
- 2) Measure signal through the ISI channel at TP2<sub>D-H</sub>.
- 3) Adjust pattern generator output and ISI channel to meet the required linear fit pulse peak value.
- 4) Adjust pattern generator amplitude to meet the required steady-state voltage.
- 5) Ensure signal is being injected at TP3<sub>H-D</sub> and adjust noise to meet the required SNDR.

- 6) Adjust pattern generator random jitter to the required value and then add sinusoidal jitter at 20 MHz to reach the total jitter requirement.

**Table 128A-3—2.5GSEI host interference parameters**

Parameter	Value	Units
Transmitter steady-state voltage, $v_f$	400	mV
Linear fit pulse peak	$0.84 \times v_f$	mV
Total Jitter	0.35	UI
Random Jitter	0.2	UI
SDNR	25	dB



**Figure 128A-8—Host interference calibration and test setup**

**128A.3.2.3 Receiver jitter tolerance**

The following considerations apply to the jitter tolerance test. The transmitter is calibrated at TP2<sub>D-H</sub> to produce the values in Table 128A-4. Broadband noise is not injected during this test except for what is inherently present in the host. Table 128A-9 Figure 128A-10 illustrates the calibration and test configurations that are needed for the host interference tolerance test. The data pattern used for the receiver jitter tolerance

test shall be PRBS7. The BER shall be less than or equal to  $10^{-12}$  for any signaling speed in the range of 3.125 GBd  $\pm$  100 ppm.

Calibration procedure is as follows:

- 1) Create a channel (ISI channel + HCB + DCB) with as close to 2.475 dB of loss at 1.5625 GHz as possible.
- 2) Measure signal through the ISI channel at TP<sub>2D-H</sub>.
- 3) Adjust pattern generator output and ISI channel to meet the required linear fit pulse peak value.
- 4) Adjust pattern generator amplitude to meet the required steady-state voltage.
- 5) Adjust pattern generator random jitter to the required value.
- 6) Adjust sinusoidal jitter until the values in ~~Table 128A-5~~ are met.


**Table 128A-4—2.5GSEI host jitter tolerance parameters**

Parameter	Value	Units
Transmitter steady-state voltage, $v_f$	400	mV
Linear fit pulse peak	$0.84 \times v_f$	mV
Random Jitter	0.2	UI
Applied peak-to-peak sinusoidal jitter	Table 128A-5	

**Table 128A-5—Applied peak-to-peak sinusoidal jitter**

Parameter	Case 1	Case 2	Case 3	Units
Jitter frequency	0.02	1.875	20	MHz
Peak-to-peak jitter amplitude	5	0.15	0.15	UI

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54



**Figure 128A-9—Host interference calibration and test setup**

### 128A.3.3 2.5GSEI drive output characteristics

A 2.5GSEI drive output shall meet the specifications defined in Table 128A-6 if measured at TP2<sub>D-H</sub>.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

**Table 128A-6—2.5GSEI drive output characteristics**

Parameter	Subclause reference	Value	Units
Signaling rate <del>per lane</del> (range)	128A.3.1.1	3.125 ± 100 ppm	GBd
DC common-mode output voltage (max.)	128A.3.1.2	1.9	V
AC common-mode output voltage (max, RMS)	128A.3.1.2	30	mV
Differential peak-to-peak output voltage (max) Transmitter disabled Transmitter enabled	128A.3.1.2	35 1200	mV mV
Differential output return loss (min.)	128A.3.1.3	See Equation (128A-2)	dB
Output waveform Transmitter steady-state voltage, $v_f$ (max.) Transmitter steady-state voltage, $v_f$ (min.) Linear fit pulse peak (min)	128A.3.3.2 128A.3.3.2 128A.3.3.2	600 400 0.84	mV mV mV
Max output jitter (peak-to-peak) Random jitter Deterministic jitter Duty Cycle Distortion Total jitter	128A.3.1.6	0.2 0.12 0.035 0.35	UI UI UI UI
Signal-to-noise-and-distortion ratio (min)	128A.3.3.3	25	dB

A test system with a fourth-order Bessel-Thomson low-pass response with 8 GHz 3 dB bandwidth is to be used for all output signal measurements, unless otherwise specified.

### 128A.3.3.1 Linear fit to the measured waveform

The linear fit pulse response and normalized transmitter coefficient values are characterized using the procedure described in 94.3.12.5.2 with the exception that the measurement is performed at TP2<sub>D-H</sub> rather than TP2, N<sub>p</sub> = 100, and pattern is PRBS13Q test pattern (see 120.5.10.2.3).

### 128A.3.3.2 Steady-state voltage and linear fit pulse peak

The linear fit pulse,  $p(k)$ , is defined according to 128A.3.1.4.1. The steady-state voltage  $v_f$  is defined to be the sum of the linear fit pulse  $p(k)$  divided by  $M$ , determined in step 3 of the linear fit procedure. ~~The steady state voltage shall be greater than or equal to 400 mV and less than or equal to 600 mV. The peak value of  $p(k)$  shall be greater than  $0.84 \times v_f$ .~~

### 128A.3.3.3 Transmitter output noise and distortion

Signal-to-noise-and-distortion ratio (SNDR) measured at the transmitter output using the method described in 92.8.3.7 shall be ~~greater than 25 dB~~ using NP=3 regardless of the transmit equalizer setting. A 2.5GSEI signal must be injected at TP3<sub>H-D</sub> to ensure connector crosstalk is accounted for in this measurement.

### 128A.3.4 2.5GSEI drive input characteristics

A 2.5GSEI drive input shall meet the specifications defined in Table 128A-7 if measured at the appropriate test point.

**Table 128A-7—2.5GSEI drive input characteristics**

Parameter	Subclause reference	Value	Units
Differential input return loss (min.)	128A.3.4.1	See Equation (128A-2)	dB
Interference tolerance	128A.3.4.2	Table 128A-8	=
Jitter tolerance	128A.3.4.3	Table 128A-9	=

**128A.3.4.1 Input differential return loss**

The drive input differential return loss shall ~~meet Equation (128A-2)~~ measured at TP3<sub>H-D</sub>.

**128A.3.4.2 Receiver interference tolerance**


The following considerations apply to the interference tolerance test. The pattern generator is calibrated at TP2<sub>D-H</sub> ~~to produce the values in Table 128A-8~~. A transmitter is applied to TP3<sub>H-D</sub> to inject representative crosstalk that will be present when the drive receiver is being tested to ensure the crosstalk is measured when calibrating the broadband noise. Figure 128A-10 illustrates the calibration and test configurations that are needed for the drive interference tolerance test. The data pattern used for the receiver interference tolerance test shall be PRBS7 (see 49.2.8). The BER shall be less than or equal to 10<sup>-12</sup> for any signaling speed in the range of 3.125 ± 100 ppm.

Calibration procedure is as follows:

- 1) Create a channel (ISI channel + HCB + DCB) with as close to 10.525 dB of loss at 1.5625 GHz as possible.
- 2) Measure signal through the ISI channel at TP4<sub>H-D</sub>.
- 3) Adjust pattern generator output and ISI channel to meet the required linear fit pulse peak value.
- 4) Adjust pattern generator amplitude to meet the required steady-state voltage.
- 5) Ensure signal is being injected at TP1<sub>D-H</sub> and adjust noise to meet the required SNDR.
- 6) Adjust pattern generator random jitter to the required value and then add sinusoidal jitter at 20 MHz to reach the total jitter requirement.

**Table 128A-8—2.5GSEI drive interference parameters**

Parameter	Value	Units
Transmitter steady-state voltage, <i>v<sub>f</sub></i>	400	mV
Linear fit pulse peak	0.42 × <i>v<sub>f</sub></i>	mV
Total Jitter	0.35	UI
Random Jitter	0.2	UI
SDNR	5.6	dB



**Figure 128A-10—Drive interference calibration and test setup**

### 128A.3.4.3 Receiver jitter tolerance

The following considerations apply to the jitter tolerance test. The transmitter is calibrated at TP2<sub>D-H</sub> to produce the values in Table 128A-9. Broadband noise is not injected during this test except for what is inherently present in the drive. Figure 128A-11 illustrates the calibration and test configurations that are needed for the drive interference tolerance test. The data pattern used for the receiver jitter tolerance test shall be PRBS7 (see 49.2.8). The BER shall be less than or equal to 10<sup>-12</sup> for any signaling speed in the range of 3.125 GBd ± 100 ppm.

Calibration procedure is as follows:

- 1) Create a channel (ISI channel + HCB + DCB) with as close to 10.525 dB of loss at 1.5625 GHz as possible.
- 2) Measure signal through the ISI channel at TP4<sub>H-D</sub>.
- 3) Adjust pattern generator output and ISI channel to meet the required linear fit pulse peak value.
- 4) Adjust pattern generator amplitude to meet the required steady-state voltage.
- 5) Adjust pattern generator random jitter to the required value.




- 6) Adjust sinusoidal jitter until the values in ~~Table 128A-10~~ are met.

**Table 128A-9—2.5GSEI drive receiver jitter tolerance parameters**

Parameter	Value	Units
Transmitter steady-state voltage, $v_f$	400	mV
Linear fit pulse peak	$0.42 \times v_f$	mV
Random Jitter	0.2	UI
Applied peak-to-peak sinusoidal jitter	Table 128A-10	

**Table 128A-10—Applied peak-to-peak sinusoidal jitter**

Parameter	Case 1	Case 2	Case 3	Units
Jitter frequency	0.02	1.875	20	MHz
Peak-to-peak jitter amplitude	5	0.15	0.15	UI



**Figure 128A-11—Drive receiver jitter tolerance test setup**

## 128A.4 Protocol implementation conformance statement (PICS) proforma for Annex 128A, 2.5Gb/s Storage Enclosure Interface (2.5GSEI)<sup>1</sup>

### 128A.4.1 Introduction

The supplier of a protocol implementation that is claimed to conform to Annex 128A, 2.5Gb/s Storage Enclosure Interface (2.5GSEI), shall complete the following protocol implementation conformance statement (PICS) proforma.

A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in [Clause 21](#).

### 128A.4.2 Identification

#### 128A.4.2.1 Implementation identification

Supplier <sup>1</sup>	
Contact point for <del>enquiries</del> <a href="#">inquiries</a> about the PICS <sup>1</sup>	
Implementation Name(s) and Version(s) <sup>1,3</sup>	
Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s) <sup>2</sup>	
NOTE 1—Required for all implementations. NOTE 2—May be completed as appropriate in meeting the requirements for the identification. NOTE 3—The terms Name and Version should be interpreted appropriately to correspond with a supplier’s terminology (e.g., Type, Series, Model).	

#### 128A.4.2.2 Protocol summary

Identification of protocol standard	IEEE Std 802.3cb- <del>20xx</del> <a href="#">20xx</a> , Annex 128A, <del>Annex- title</del> <a href="#">2.5Gb/s Storage Enclosure Interface (2.5GSEI)</a>
Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS	
Have any Exception items been required? No [ ] Yes [ ] (See <a href="#">Clause 21</a> ; the answer Yes means that the implementation does not conform to IEEE Std 802.3cb- <del>20xx</del> <a href="#">20xx</a> .)	

Date of Statement	
-------------------	--

<sup>1</sup>Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

### 128A.4.3 Major capabilities/options

Item	Feature	Subclause	Value/Comment	Status	Support
2.5GSEI	2.5GSEI Host Enclosure Interface	128A		O	Yes [ ] No [ ]

### 128A.4.4 PICS proforma tables for 2.5Gb/s Storage Enclosure Interface (2.5GSEI)

Item	Feature	Subclause	Value/Comment	Status	Support
OV1	Bit Error <del>Rate</del> Ratio	128A.1.1	BER < 10 <sup>-12</sup>	M	Yes [ ]

#### 128A.4.4.1 Host output functions

Item	Feature	Subclause	Value/Comment	Status	Support
HO1	2.5GSEI host output characteristics	128A.3.1	Table 128A-1, measured at TP4 <sub>H-D</sub>	M	Yes [ ]
HO2	Tx steady-state output	128A.3.1.4.2	<del>≥ 400 mV, ≤ 600 mV</del>	M	Yes [ ]
HO3	Tx peak output	128A.3.1.4.2	<del>p(k) &gt; 0.42 × v<sub>r</sub></del>	M	Yes [ ]
HO4	Tx jitter test waveform	128A.3.1.5	Square wave defined in 52.9.1.2	M	Yes [ ]
HO5	Transmit jitter requirements	128A.3.1.6	<del>T<sub>j</sub> ≤ 0.35 UI pk-pk, with - D<sub>j</sub> ≤ 0.12 UI pk-pk and - R<sub>j</sub> ≤ 0.2 UI pk-pk</del>	M	Yes [ ]
HO6	Tx DCD limit	128A.3.1.6	<del>&lt; 0.035 UI pk-pk</del>	M	Yes [ ]
HO7	Tx SNDR limit	128A.3.1.7	<del>&gt; 5.6 dB using Np=3</del>	M	Yes [ ]

#### 128A.4.4.2 Host input functions

Item	Feature	Subclause	Value/Comment	Status	Support
HI1	2.5GSEI host input characteristics	128A.3.2	Table 128A-2, measured at TP1 <sub>D-H</sub>	M	Yes [ ]
HI2	Input differential return loss	128A.3.2.2	<del>Shall meet Equation (128A-2) at TP1<sub>D-H</sub></del>	M	Yes [ ]
HI3	Receiver interference tolerance test pattern	128A.3.2.2	PRBS7	M	Yes [ ]



Item	Feature	Subclause	Value/Comment	Status	Support
HI4	Receiver interference tolerance BER	128A.3.2.2	<del>BER <math>\leq 10E-12</math> for any signaling in range of 3.125 Gbps</del> <del><math>\pm 100</math> ppm</del>	M	Yes [ ]
HI5	Receiver jitter tolerance test pattern	128A.3.2.3	PRBS7	M	Yes [ ]
HI6	Receiver jitter tolerance BER	128A.3.2.3	<del>BER <math>\leq 10E-12</math> for any signaling in range of 3.125 Gbps</del> <del><math>\pm 100</math> ppm</del>	M	Yes [ ]

### 128A.4.4.3 Drive output functions

Item	Feature	Subclause	Value/Comment	Status	Support
DO1	2.5GSEI host output characteristics	128A.3.3	Table 128A-6, measured at TP2 <sub>D-H</sub>	M	Yes [ ]
DO2	Tx Steady-State output	128A.3.3.2	$\geq 400$ mV, $\leq 600$ mV	M	Yes [ ]
DO3	Tx peak output	128A.3.3.2	$p(k) > 0.84 \times v_i$	M	Yes [ ]
DO4	Tx SNDR limit	128A.3.3.3	$> 25$ dB using $N_p = 3$	M	Yes [ ]

### 128A.4.4.4 Drive input functions

Item	Feature	Subclause	Value/Comment	Status	Support
DI1	2.5GSEI drive input parameters	128A.3.4	Table 128A-7, measured at TP3 <sub>H-D</sub>	M	Yes [ ]
DI2	Input differential return loss	128A.3.4.2	<del>Shall meet Equation (128A-2) at TP3<sub>H-D</sub></del>	M	Yes [ ]
DI3	Receiver interference tolerance test pattern	128A.3.4.2	PRBS7	M	Yes [ ]
DI4	Receiver interference tolerance BER	128A.3.4.2	<del>BER <math>\leq 10E-12</math> for any signaling in range of 3.125 Gbps</del> <del><math>\pm 100</math> ppm</del>	M	Yes [ ]
DI5	Receiver jitter tolerance test pattern	128A.3.4.3	PRBS7	M	Yes [ ]
DI6	Receiver jitter tolerance BER	128A.3.4.3	<del>BER <math>\leq 10E-12</math> for any signaling in range of 3.125 Gbps</del> <del><math>\pm 100</math> ppm</del>	M	Yes [ ]

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

## Annex 130A

(normative)

### 5\_Gb/s Storage Enclosure Interface (5GSEI)

#### 130A.1 Overview

This clause defines the functional and electrical characteristics for 5GSEI. This interface provides electrical characteristics and associated compliance points, which can optionally be used when designing systems with pluggable storage drive module interfaces. Figure 130A–1 shows the test point locations associated with 5GSEI.





Figure 130A–1—Test points

The 5GSEI link is described in terms of a host 5GSEI component with associated insertion loss and a drive 5GSEI component. (one direction shown) and Equation (130A-1) depict a typical 5GSEI application and summarize the informative differential insertion loss budget, which is shown in Figure 130A-3. The 5GSEI interface comprises of independent data paths in each direction. Each data path contains one differential lane, which is AC-coupled on the receiver side. The nominal signaling rate for each lane is 5.15625 GBd.



NOTE-- The connector insertion loss is 0.3 dB for the mated test fixture.

**Figure 130A-2—Insertion loss budget at 2.578125 GHz**

$$Insertion\_loss(f) \leq \left\{ \begin{array}{ll} 0.668 + 3.755\sqrt{f} + 3.608f & 0.05 \leq f < 2.578125 \\ -18.753 + 13.48f & 2.578125 \leq f < 3.8671875 \end{array} \right\} \text{ (dB)} \quad (130A-1)$$

where

$f$  is the frequency in GHz, and  
 $Insertion\_loss(f)$  is the *chip to chip (C2C) insertion loss*.




Figure 130A-3—Chip-to-chip insertion loss

### 130A.1.1 Bit error ratio

The bit error ratio (BER) shall be less than  $10^{-12}$  with any errors sufficiently un-correlated to ensure an acceptably high mean time to false packet acceptance (MTTFPA) assuming 64B/66B coding.

### 130A.2 5GSEI compliance point definitions

The electrical characteristics for 5GSEI are defined at compliance points for the host and drive, respectively. Reference test fixtures, called compliance boards, are used to access the electrical specification parameters. Figure 130A-4 depicts the location of compliance points when measuring host 5GSEI compliance. The output of the Host Compliance Board (HCB) is used to verify the host electrical output signal at TP4<sub>H-D</sub>. Similarly, the input of the HCB at TP1<sub>D-H</sub> is used to verify the host input compliance.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54




Figure 130A-4—Host compliance board

Figure 130A-5 depicts the location of compliance points when measuring drive 5GSEI compliance. The output of the Drive Compliance Board (DCB) is used to verify the host electrical output signal at TP2<sub>D-H</sub>.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54



Similarly, the input of the DCB at TP3<sub>H-D</sub> is used to verify the host input compliance. Additional details on the requirements for the HCB and DCB are given in Annex 128D.




Figure 130A-5—Drive compliance board

### 130A.3 5GSEI electrical characteristics

#### 130A.3.1 5GSEI host output characteristics

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

A 5GSEI host output shall meet the specifications defined in Table 130A-1 if measured at TP<sub>4H-D</sub>.

**Table 130A-1—5GSEI host output characteristics**

Parameter	Subclause reference	Value	Units
Signaling rate per lane (range)	<a href="#">130A.3.1.1</a>	5.15625 ± 100 ppm	GBd
DC common-mode output voltage (max.)	<a href="#">130A.3.1.2</a>	1.9	V
AC common-mode output voltage (max, RMS)	<a href="#">130A.3.1.2</a>	30	mV
Differential peak-to-peak output voltage (max) Transmitter disabled	<a href="#">130A.3.1.2</a>	35	mV
Transmitter enabled	<a href="#">130A.3.1.2</a>	1200	mV
Differential output return loss (min.)	<a href="#">130A.3.1.3</a>	See Equation (130A-2)	dB
Output waveform			
Transmitter steady-state voltage, $v_f$ (max.)	<a href="#">130A.3.1.4.2</a>	600	mV
Transmitter steady-state voltage, $v_f$ (min.)	<a href="#">130A.3.1.4.2</a>	285	mV
Linear fit pulse peak (min)	<a href="#">130A.3.1.4.2</a>	$0.41 \times v_f$	mV
Pre-cursor ratio		1.25	-
Max output jitter (peak-to-peak)			
Random jitter	<a href="#">130A.3.1.6</a>	0.15	UI
Deterministic jitter	<a href="#">130A.3.1.2</a>	0.12	UI
Duty Cycle Distortion	<a href="#">130A.3.1.2</a>	0.035	UI
Total jitter	<a href="#">130A.3.1.2</a>	0.3	UI
Signal-to-noise-and-distortion ratio (min)		16	dB

A test system with a fourth-order Bessel-Thomson low-pass response with 8 GHz 3 dB bandwidth is to be used for all output signal measurements, unless otherwise specified.


### 130A.3.1.1 Signaling rate and range

The 5GSEI signaling rate is 5.15625 GBd ± 100 ppm. This translates to a nominal unit interval of 193.93 ps.

### 130A.3.1.2 Signaling levels

The differential output voltage  $V_d$  is defined to be the difference between the single-ended output voltages,  $SL\langle p \rangle$  minus  $SL\langle n \rangle$ . The common-mode voltage  $V_{cm}$  is defined to be one half of the sum of  $SL\langle p \rangle$  and  $SL\langle n \rangle$ . These definitions are illustrated by Figure 130A-6.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54



**Figure 130A-6—Voltage definitions**

~~The peak-to-peak differential output voltage is less than or equal to 1200 mV. The peak-to-peak differential output voltage is less than or equal to 35 mV when the transmitter is disabled. The DC common-mode output voltage and AC common-mode output voltage are defined with respect to signal ground.~~

### 130A.3.1.3 Output return loss

The differential output return loss, in dB, of the output is shown in Equation (130A-2) and illustrated in Figure 130A-7. This output requirement applies to all valid output levels. The reference impedance for differential return loss measurements is 100 Ω.

$$Return\_loss(f) \geq \left\{ \begin{array}{ll} Return\_loss_{min}(f) = 12 & 50 \leq f < 275 \\ Return\_loss_{min}(f) = 12 - 6.75 \log_{10} \left( \frac{f}{275 \text{ MHz}} \right) & 275 \leq f < 3000 \\ Return\_loss_{min}(f) = 5 & 3000 \leq f < 3867.1875 \end{array} \right\} \text{ (dB) (130A-2)}$$

where  
 $f$  is the frequency in MHz.




Figure 130A-7—Output differential return loss

130A.3.1.4 Transmitter output waveform

The 5GSEI transmit function includes programmable equalization to compensate for the frequency-dependent loss of the channel and facilitate data recovery at the receiver. The functional model for the transmit equalizer is the two tap transversal filter shown in Figure 130A-8. The state of the transmit equalizer and hence the transmitted output waveform may be manipulated via the management interface.




Figure 130A-8—Transmit equalizer functional model

130A.3.1.4.1 Linear fit to the measured waveform

The linear fit pulse response and normalized transmitter coefficient values are characterized using the procedure described in 94.3.12.5.2 with the exception that the measurement is performed at TP4<sub>H-D</sub> rather than TP2, Np = 8, and pattern is PRBS13Q test pattern (see 120.5.10.2.3).

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

### 130A.3.1.4.2 Steady-state voltage and linear fit pulse peak

The linear fit pulse,  $p(k)$ , is determined according to 130A.3.1.4.1. The steady-state voltage  $v_f$  is defined to be the sum of the linear fit pulse  $p(k)$  divided by  $M$ , determined in step 3 of the linear fit procedure. ~~The steady-state voltage shall be greater than or equal to 285 mV and less than or equal to 600 mV. The peak value of  $p(k)$  shall be greater than  $0.41 \times v_f$ .~~

### 130A.3.1.5 Transmit jitter test requirements

Transmit jitter is defined with respect to a test procedure resulting in a BER bathtub curve such as that described in Annex 48B.3. For the purpose of jitter measurement, the effect of a single-pole high-pass filter with a 3 dB point at 4 MHz is applied to the jitter. The data pattern for jitter measurements shall be a square wave as defined in 52.9.1.2 with 5 consecutive 1's and 0's. Crossing times are defined with respect to the mid-point (0 V) of the AC coupled differential signal.

### 130A.3.1.6 Transmit jitter

The transmitter shall have a maximum total jitter ~~of 0.3 UI peak-to-peak~~, composed of a maximum deterministic component ~~of 0.12 UI peak-to-peak~~ and a maximum random component ~~of 0.15 UI peak-to-peak~~. Duty cycle distortion (DCD) is considered a component of deterministic jitter ~~and shall not exceed 0.035 UI peak-to-peak~~. The peak-to-peak duty cycle distortion is defined as the absolute value of the difference in the mean pulse width of a 1 pulse or the mean pulse width of a 0 pulse (as measured at the mean of the high- and low-voltage levels in a clocklike repeating bit sequence) and the nominal pulse width. Jitter specifications are specified for BER  $10^{-12}$ . Transmit jitter test requirements are specified in 130A.3.1.5.

### 130A.3.1.7 Transmitter output noise and distortion

Signal-to-noise-and-distortion ratio (SNDR) measured at the transmitter output using the method described in 92.8.3.7 shall be ~~greater than 16 dB~~ using  $N_p=8$  regardless of the transmit equalizer setting. A 5GSEI signal must be injected at  $TP1_{D-H}$  to ensure connector crosstalk is accounted for in this measurement.

## 130A.3.2 5GSEI host input characteristics

A 5GSEI host input shall meet the specifications defined in Table 130A-2 if measured at the appropriate test point. The test transmitter then transmits any valid PCS output (such as scrambled idle).

**Table 130A-2—5GSEI host input characteristics**

Parameter	Subclause reference	Value	Units
Differential input return loss (min.)	130A.3.2.1	See Equation (130A-2)	dB
Interference tolerance	130A.3.2.2	Table 130A-3	
Jitter tolerance	130A.3.2.3	Table 130A-4	

### 130A.3.2.1 Input differential return loss

The host input differential return loss shall ~~meet Equation (130A-2)~~ measured at  $TP1_{D-H}$ .

### 130A.3.2.2 Receiver interference tolerance

The following considerations apply to the interference tolerance test. The pattern generator is calibrated at TP2<sub>D-H</sub> ~~to produce the values in Table 130A-3~~. A transmitter is applied to TP3<sub>H-D</sub> to inject representative crosstalk that will be present when the host receiver is being tested to ensure the crosstalk is measured when calibrating the broadband noise. Figure 130A-9 illustrates the calibration and test configurations that are needed for the host interference tolerance test. The data pattern used for the receiver interference tolerance test shall be PRBS31 (see 49.2.8). The BER shall be less than or equal to 10<sup>-12</sup> for any signaling speed in the range of 5.15625 GBd ± 100 ppm.


Calibration procedure is as follows:

- 1) Create a channel (ISI channel + HCB + DCB) with as close to 3.5 dB of loss at 2.578125 GHz as possible.
- 2) Measure signal through the ISI channel at TP2<sub>D-H</sub>.
- 3) Adjust pattern generator output and ISI channel to meet the required linear fit pulse peak value.
- 4) Adjust pattern generator amplitude to meet the required steady-state voltage.
- 5) Ensure signal is being injected at TP3<sub>H-D</sub> and adjust noise to meet the required SNDR.
- 6) Adjust pattern generator random jitter to the required value and then add sinusoidal jitter at 20 MHz to reach the total jitter requirement.

**Table 130A-3—5GSEI host interference parameters**

Parameter	Value	Units
Transmitter steady-state voltage, $v_f$	360	mV
Linear fit pulse peak	$0.85 \times v_f$	mV
Total Jitter	0.3	UI
Random Jitter	0.15	UI
SDNR	28	dB

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54



**Figure 130A-9—Host interference calibration and test setup**

**130A.3.2.3 Receiver jitter tolerance**

The following considerations apply to the interference tolerance test. The transmitter is calibrated at TP2<sub>D-H</sub> to produce the values in Table 130A-4. Broadband noise is not injected during this test except for what is inherently present in the host. Figure 130A-10 illustrates the calibration and test configurations that are needed for the host interference tolerance test. The data pattern used for the receiver jitter tolerance test shall be PRBS31 (see 49.2.8). The BER shall be less than or equal to 10<sup>-12</sup> for any signaling speed in the range of 5.15625 GBd ± 100 ppm.

Calibration procedure is as follows:

- 1) Create a channel (ISI channel + HCB + DCB) with as close to 3.5 dB of loss at 2.578125 GHz as possible.
- 2) Measure signal through the ISI channel at TP2<sub>D-H</sub>.
- 3) Adjust pattern generator output and ISI channel to meet the required linear fit pulse peak value.
- 4) Adjust pattern generator amplitude to meet the required steady-state voltage.
- 5) Adjust pattern generator random jitter to the required value.


- 6) Adjust sinusoidal jitter until the values in Table 130A-5 are met.

**Table 130A-4—5GSEI host jitter tolerance parameters**

Parameter	Value	Units
Transmitter steady-state voltage, $v_f$	360	mV
Linear fit pulse peak	$0.85 \times v_f$	mV
Random Jitter	0.15	UI
Applied peak-to-peak sinusoidal jitter	Table 130A-5	

**Table 130A-5—Applied peak-to-peak sinusoidal jitter**

Parameter	Case 1	Case 2	Case 3	Units
Jitter frequency	0.02	4	20	MHz
Peak-to-peak jitter amplitude	5	0.15	0.15	UI



**Figure 130A-10—Host interference calibration and test setup**



### 130A.3.3 5GSEI drive output characteristics

A 5GSEI drive output shall meet the specifications defined in Table 130A–6 if measured at TP2<sub>D-H</sub>.

**Table 130A–6—5GSEI drive output characteristics**

Parameter	Subclause reference	Value	Units
Signaling rate	130A.3.1.1	5.15625 ± 100 ppm	GBd
DC common-mode output voltage (max.)	130A.3.1.2	1.9	mV
AC common-mode output voltage (max, RMS)	130A.3.1.2	30	mV
Differential peak-to-peak output voltage (max) Transmitter disabled Transmitter enabled	130A.3.1.2	35 1200	mV
Differential output return loss (min.)	130A.3.1.3	See Equation (130A–2)	dB
Output waveform Transmitter steady-state voltage, vf (max.) Transmitter steady-state voltage, vf (min.) Linear fit pulse peak (min) Pre-cursor ratio	130A.3.3.2 130A.3.3.2 130A.3.3.2 130A.3.3.2	600 360 0.85 1.25	mV mV mV mV
Max output jitter (peak-to-peak) Random jitter Deterministic jitter Duty Cycle Distortion Total jitter	130A.3.1.6	0.15 0.12 0.035 0.3	UI UI UI UI
Signal-to-noise-and-distortion ratio (min)	130A.3.3.2	28	dB

A test system with a fourth-order Bessel-Thomson low-pass response with 8 GHz 3 dB bandwidth is to be used for all output signal measurements, unless otherwise specified.

#### 130A.3.3.1 Linear fit to the measured waveform

The linear fit pulse response and normalized transmitter coefficient values are characterized using the procedure described in 94.3.12.5.2 with the exception that the measurement is performed at TP2<sub>D-H</sub> rather than TP2, Np = 8, and pattern is PRBS13Q test pattern (see 120.5.10.2.3).

#### 130A.3.3.2 Steady-state voltage and linear fit pulse peak

The linear fit pulse,  $p(k)$ , is determined according to 130A.3.1.4.1. The steady-state voltage  $vf$  is defined to be the sum of the linear fit pulse  $p(k)$  divided by  $M$ , determined in step 3 of the linear fit procedure. ~~The steady-state voltage shall be greater than or equal to 360 mV and less than or equal to 600 mV. The peak value of  $p(k)$  shall be greater than  $0.85 \times vf$ .~~

#### 130A.3.3.3 Transmitter output noise and distortion

Signal-to-noise-and-distortion ratio (SNDR) measured at the transmitter output using the method described in 92.8.3.7 shall be ~~greater than 28 dB~~ using Np=8 regardless of the transmit equalizer setting. A 5GSEI signal must be injected at TP3<sub>H-D</sub> to ensure connector crosstalk is accounted for in this measurement.

### 130A.3.4 5GSEI drive input characteristics

A 5GSEI drive input shall meet the specifications defined in Table 130A–7 if measured at the appropriate test point.

**Table 130A–7—5GSEI drive input characteristics**

Parameter	Subclause reference	Value	Units
Differential input return loss (min.)	130A.3.4.1	See Equation (130A–2)	dB
Interference tolerance	130A.3.4.2	Table 130A–8	
Jitter tolerance	130A.3.4.3	Table 130A–9	

#### 130A.3.4.1 Input differential return loss

The drive input differential return loss shall ~~meet Equation (130A–2)~~ measured at TP3<sub>H-D</sub>.

#### 130A.3.4.2 Receiver interference tolerance

The following considerations apply to the interference tolerance test. The pattern generator is calibrated at TP2<sub>D-H</sub> ~~to produce the values in Table 130A–8~~. A transmitter is applied to TP3<sub>H-D</sub> to inject representative crosstalk that will be present when the drive receiver is being tested to ensure the crosstalk is measured when calibrating the broadband noise. Figure 130A–11 illustrates the calibration and test configurations that are needed for the drive interference tolerance test. The data pattern used for the receiver interference tolerance test shall be PRBS31 (see 49.2.8). The BER shall be less than or equal to  $10^{-12}$  for any signaling speed in the range of 5.15625 GBd  $\pm$  100 ppm.

Calibration procedure is as follows:


- 1) Create a channel (ISI channel + HCB + DCB) with as close to 3.5 dB of loss at 2.578125 GHz as possible.
- 2) Measure signal through the ISI channel at TP4<sub>H-D</sub>.
- 3) Adjust pattern generator output and ISI channel to meet the required linear fit pulse peak value.
- 4) Adjust pattern generator amplitude to meet the required steady-state voltage.
- 5) Ensure signal is being injected at TP1<sub>D-H</sub> and adjust noise to meet the required SNDR.
- 6) Adjust pattern generator random jitter to the required value and then add sinusoidal jitter at 20 MHz to reach the total jitter requirement.



1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

**Table 130A-8—5GSEI drive interference parameters**

Parameter	Value	Units
Transmitter steady-state voltage, $v_f$	285	mV
Linear fit pulse peak	$0.41 \times v_f$	mV
Total Jitter	0.3	UI
Random Jitter	0.15	UI
SDNR	16	dB



**Figure 130A-11—Drive interference calibration and test setup**

**130A.3.4.3 Receiver jitter tolerance**

The following considerations apply to the jitter tolerance test. The transmitter is calibrated at TP<sub>2D-H</sub> to produce the values in Table 130A-9. Broadband noise is not injected during this test except for what is inherently present in the drive. Figure 130A-12 illustrates the calibration and test configurations that are needed for the drive interference tolerance test. The data pattern used for the receiver jitter tolerance test shall be PRBS31 (see 49.2.8). The BER shall be less than or equal to 10<sup>-12</sup> for any signaling speed in the range of 5.15625 GBd ± 100 ppm.

Calibration procedure is as follows:

- 1) Create a channel (ISI channel + HCB + DCB) with as close to 15.2 dB of loss at 2.578125 GHz as possible.
- 2) Measure signal through the ISI channel at TP4<sub>H-D</sub>.
- 3) Adjust pattern generator output and ISI channel to meet the required linear fit pulse peak value.
- 4) Adjust pattern generator amplitude to meet the required steady-state voltage.
- 5) Adjust pattern generator random jitter to the required value.
- 6) Adjust sinusoidal jitter until the values in ~~Table 130A-10~~ are met.


**Table 130A-9—5GSEI drive receiver jitter tolerance parameters**

Parameter	Value	Units
Transmitter steady-state voltage, $v_f$	285	mV
Linear fit pulse peak	$0.41 \times v_f$	mV
Random Jitter	0.15	UI
Applied peak-to-peak sinusoidal jitter	Table 130A-10	dB

**Table 130A-10—Applied peak-to-peak sinusoidal jitter**

Parameter	Case 1	Case 2	Case 3	Units
Jitter frequency	0.02	4	20	MHz
Peak-to-peak jitter amplitude	5	0.15	0.15	UI

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54



**Figure 130A-12—Drive receiver jitter tolerance test setup**

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

## 130A.4 Protocol implementation conformance statement (PICS) proforma for, 5\_Gb/s Storage Enclosure Interface (5GSEI)<sup>1</sup>

### 130A.4.1 Introduction

The supplier of a protocol implementation that is claimed to conform to 5\_Gb/s Storage Enclosure Interface (5GSEI), shall complete the following protocol implementation conformance statement (PICS) proforma.

A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in [Clause 21](#).

### 130A.4.2 Identification

#### 130A.4.2.1 Implementation identification

Supplier <sup>1</sup>	
Contact point for enquiries about the PICS <sup>1</sup>	
Implementation Name(s) and Version(s) <sup>1,3</sup>	
Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Name(s) <sup>2</sup>	
NOTE 1—Required for all implementations. NOTE 2—May be completed as appropriate in meeting the requirements for the identification. NOTE 3—The terms Name and Version should be interpreted appropriately to correspond with a supplier’s terminology (e.g., Type, Series, Model).	

#### 130A.4.2.2 Protocol summary

Identification of protocol standard	IEEE Std 802.3cb-20xx, 5Gb/s Storage Enclosure Interface (5GSEI)
Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS	
Have any Exception items been required? No [ ] Yes [ ] (See <a href="#">Clause 21</a> ; the answer Yes means that the implementation does not conform to IEEE Std 802.3cb-20xx.)	

Date of Statement	
-------------------	--

<sup>1</sup>Copyright release for PICS proformas: Users of this standard may freely reproduce the PICS proforma in this subclause so that it can be used for its intended purpose and may further publish the completed PICS.

### 130A.4.3 Major capabilities/options

Item	Feature	Subclause	Value/Comment	Status	Support
5GSEI	5GSEI Host Enclosure Interface	130A		O	Yes [ ] No [ ]

### 130A.4.4 PICS proforma tables for 5Gb/s Storage Enclosure Interface (5GSEI)



Item	Feature	Subclause	Value/Comment	Status	Support
OV1	Bit Error <del>Rate</del> <u>Ratop</u>	130A.1.1	BER < <del>10<sup>-12</sup></del> <u>10E-12</u>	M	Yes [ ]

#### 130A.4.4.1 Host output functions

Item	Feature	Subclause	Value/Comment	Status	Support
HO1	5GSEI host output characteristics	130A.3.1	Table 130A-1, measured at TP <sub>4H-D</sub>	M	Yes [ ]
HO2	Tx steady-state output	130A.3.1.4.2	≥ 285 mV, ≤ 600 mV	M	Yes [ ]
HO3	Tx peak output	130A.3.1.4.2	p(k) > 0.41 x v <sub>f</sub>	M	Yes [ ]
HO4	Tx jitter test waveform	130A.3.1.5	Square wave defined in <u>52.9.1.2</u>	M	Yes [ ]
HO5	Transmit jitter requirements	130A.3.1.6	T <sub>j</sub> ≤ 0.3 UI pk-pk, with D <sub>j</sub> ≤ 0.12 UI pk-pk and R <sub>j</sub> ≤ 0.15 UI pk-pk	M	Yes [ ]
HO6	Tx DCD limit	130A.3.1.6	< 0.035 UI pk-pk	M	Yes [ ]
HO7	Tx SNDR limit	130A.3.1.7	> 16 dB using N <sub>p</sub> =8	M	Yes [ ]

#### 130A.4.4.2 Host input functions

Item	Feature	Subclause	Value/Comment	Status	Support
HI1	5GSEI host input characteristics	130A.3.2	Table 130A-2, measured at TP <sub>1D-H</sub>	M	Yes [ ]
HI2	Input differential return loss	130A.3.2.2	Shall meet Equation (130A-2) at TP <sub>1D-H</sub>	M	Yes [ ]
HI3	Receiver interference tolerance test pattern	130A.3.2.2	PRBS31	M	Yes [ ]
HI4	Receiver interference tolerance BER	130A.3.2.2	BER ≤ 10E-12 for any signaling in range of 5.15625 Gbps ± 100 ppm	M	Yes [ ]

Item	Feature	Subclause	Value/Comment	Status	Support
HI5	Receiver jitter tolerance test pattern	130A.3.2.3	PRBS31	M	Yes [ ]
HI6	Receiver jitter tolerance BER	130A.3.2.3	BER $\leq \text{+}10\text{E-}12 \text{ } 10^{-12}$ for any signaling in range of 5.15625 Gbps $\pm$ 100 ppm	M	Yes [ ]

#### 130A.4.4.3 Drive output functions

Item	Feature	Subclause	Value/Comment	Status	Support
DO1	5GSEI host output characteristics	130A.3.3	Table 130A-6, measured at TP2 <sub>D-H</sub>	M	Yes [ ]
DO2	Tx Steady-State output	130A.3.3.2	$\geq 350$ mV, $\leq 600$ mV	M	Yes [ ]
DO3	Tx peak output	130A.3.3.2	$p(k) > 0.84 \times v_f$	M	Yes [ ]
DO4	Tx SNDR limit	130A.3.3.3	$> 28$ dB using $N_p=8$	M	Yes [ ]

#### 130A.4.4.4 Drive input functions

Item	Feature	Subclause	Value/Comment	Status	Support
DI1	5GSEI drive input parameters	130A.3.4	Table 130A-7, measured at TP3 <sub>H-D</sub>	M	Yes [ ]
DI2	Input differential return loss	130A.3.4.2	Shall meet Equation (130A-2) at TP3 <sub>H-D</sub>	M	Yes [ ]
DI3	Receiver interference tolerance test pattern	130A.3.4.2	PRBS31	M	Yes [ ]
DI4	Receiver interference tolerance BER	130A.3.4.2	BER $\leq \text{+}10\text{E-}12 \text{ } 10^{-12}$ for any signaling in range of 5.15625 Gbps $\pm$ 100 ppm	M	Yes [ ]
DI5	Receiver jitter tolerance test pattern	130A.3.4.3	PRBS31	M	Yes [ ]
DI6	Receiver jitter tolerance BER	130A.3.4.3	BER $\leq \text{+}10\text{E-}12 \text{ } 10^{-12}$ for any signaling in range of 5.15625 Gbps $\pm$ 100 ppm	M	Yes [ ]

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54