

# FEC Coding Gain Analysis in 50&NG 100GbE

Tongtong Wang, Xinyuan Wang

# Background and Introduction

- In “[wang\\_50GE\\_NGOATH\\_01\\_0316](#)” and “[ghiasi\\_042716\\_50GE\\_NGOATH\\_adhoc-v2](#)”, Supporting 25Gbps IO in IEEE 50 and NG 100GbE project will benefit industry with early product and low investment.
- Logic architecture should support multiplexing 2X25Gbps IO into 50Gbps per lane PMD.
- In this contribution, we present KR4 & KP4 FEC capability analysis based on two part link model.

# Assumption for FEC Performance Analysis

*Calculated on two part link model as in slides#3 of  
[“wang\\_x\\_3bs\\_01\\_0915”](#)*


- End-to-End FEC to cover both of optical and electrical link
- Two-part link model
- Bit-multiplexing only in PMA
- Up to 5 interfaces from optical and electrical link
- Random error only from optical link
- Random error only from C-M electrical link
- Burst error by DFE error propagation only from C-C electrical link
- Single signal level transition error in PAM symbol as only Gaussian noise included as in [“wang\\_t\\_3bs\\_01a\\_0315”](#)
- DFE Error propagation probability for PAM4 signaling:
  - Theoretically max  $a=0.75$  as in [“wang\\_t\\_3bs\\_01\\_0515”](#)
- 0.2dB KP4 FEC coding gain to cover electrical links

# KP4 FEC Coding Gain Analysis

- ❑ 50GAUI-2 is safe w/ bit Mux or symbol Mux, if covered by KP4 FEC
  - Because of low BER rate ( $\sim 1\text{E-}15$ ) on 25.78125G/26.5625G SerDes
- ❑ 50GAUI has risk in FEC capability, w/ bit Mux or symbol Mux, if covered by KP4 FEC
  - Current 50G Serdes interface is risky with either bit Mux or symbol Mux covered by KP4 FEC , assuming  $1\text{E-}6$  BER on 50G Serdes IO as OIF-56G-VSR-PAM4 /OIF-56G-MR-PAM4
  - Bit Mux loss 0.3dB than symbol Mux


Aim for $1\text{E-}12$	Electrical DER, $a=0.75$		Optical DER	
Bit Mux	Burst	$5\text{E-}7$	Random	$2.4\text{E-}4$
Symbol Mux	Burst	$2\text{E-}6$	Random	$2.4\text{E-}4$

# KR4 FEC Coding Gain Analysis




- Assume error free on electrical links, BER requirement on optical link with KR4 FEC is  $\sim 5 \times 10^{-5}$ , as defined in Clause 95
- To tolerate errors on electrical links, need to further limit BER on PMDs to  $\sim 3 \times 10^{-5}$ ;

# Improving System Performance with RS(544,514) – by Limiting Error Propagation in Burst Errors




Aim for 1E-12	Electrical DER			Optical DER	
Bit Mux	$a=0.75$	Burst	5E-7	Random	2.4E-4
Symbol Mux		Burst	2E-6	Random	2.4E-4
Bit Mux	$a=0.5$	Burst	$\leq 4E-6$	Random	2.4E-4
Symbol Mux		Burst	$\leq 4E-6$	Random	2.4E-4

# Improving System Performance with RS(544,514) – by Limiting Bit Error Rate



- ❑ Limiting DER upper bound to meet  $10^{-12}$  objective, is less effective than limiting error propagation
- ❑ Need to investigate measures to improve BER on C2C/C2M links

# Improving System Performance with RS(528,514)



- If PMDs can meet BER requirement of  $\sim 3E-5$ , then we can consider two approaches to improve overall system performance.
  - Limit error propagation factor to 0.5;
  - Limit bit error rate;



# Observations

- By using KP4 FEC, BER requirement on electrical interface will be more stringent than in 802.3bs, without FEC interleaving.
- For perspective of KP4 FEC coding gain, difference in bit MUX and symbol MUX is not much, less than  $\sim 0.3\text{dB}$ 
  - If limiting error propagation or BER is feasible on bursty electrical interface, difference between bit MUX and symbol MUX will further decrease.
- Keep using RS(528,514) requires  $\sim 3\text{E-}5$  BER on PMDs
  - Can not reuse same PMDs in 802.3bs.

# Conclusion

- Enable 25G class SerDes interface for broader market potential and leave more detailed technical work on specification in task force
  - Choose bit MUX, if we can limit BER or Error Propagation factor
  - Choose symbol MUX, need protocol aware module.
- Expect FEC capacity and Serdes error model analysis help building consensus on logic architecture.

# Thank you