## DRAFT IEEE 802.3 Ethernet Working Group Liaison Communication

Source: IEEE 802.3 Working Group<sup>1</sup>

To: Ray Emplit Chair person, TIA TR42 remplit@harger.com

CC:

Secretary, IEEE-SA Standards Board

Konstantinos Karachalios Secretary, IEEE-SA Board of Governors

sasecretary@ieee.org

Paul Nikolich Chair, IEEE 802 LMSC

p.nikolich@ieee.org

Adam Healey Vice-chair, IEEE 802.3 Ethernet Working Group

adam.healey@broadcom.com

Pete Anslow Secretary, IEEE 802.3 Ethernet Working Group

panslow@ciena.com

Chris Diminico Liaison Officer, IEEE 802.3 to TIA TR42

cdiminico@ieee.org

From: David Law Chair, IEEE 802.3 Ethernet Working Group

dlaw@hpe.com

Subject: Update on IEEE P802.3cg 10 Mbit/s over Single-pair Ethernet

Approved: [Agreed to] at IEEE 802.3 Plenary meeting, Berlin, Germany, 13th July 2017

Dear Ray,

Thank you for your liaison letter of June 26<sup>th</sup> 2017 regarding single balanced twisted pair cabling projects in the TIA TR42 engineering committee. We are pleased to provide you with an update on recent decisions that may be relevant to your work in supporting single-pair cabling systems.

A baseline link segment specification for insertion loss, return loss, alien near-end crosstalk and alien far-end crosstalk for IEEE P802.3cg was adopted at our 13-16 March 2017 meeting in Vancouver, BC, Canada. Details may be found at: http://www.ieee802.org/3/cg/public/Mar2017/diminico 01 0317.pdf.

We have adopted a PAM-3 based modulation scheme described in slides 4 and 5 of the following presentation as a baseline specification for the IEEE P802.3cg 1,000m PHY objective: http://www.ieee802.org/3/cg/public/May2017/graber 08a 0517.pdf.

We have adopted the electromagnetic classifications described in slide 13 of the following

<sup>1</sup> This document solely represents the views of the IEEE 802.3 Working Group, and does not necessarily represent a position of the IEEE, the IEEE Standards Association, or IEEE 802.

presentation as a baseline specification for the IEEE P802.3cg 1,000m PHY objective: <a href="http://www.ieee802.org/3/cg/public/May2017/diminico\_01\_0517.pdf">http://www.ieee802.org/3/cg/public/May2017/diminico\_01\_0517.pdf</a>.

We have also adopted a DC Loop Resistance limit described in slide 19 of the following presentation as a baseline specification for the IEEE P802.3cg 1,000m PHY objective: <a href="http://www.ieee802.org/3/cg/public/May2017/diminico\_02\_0517.pdf">http://www.ieee802.org/3/cg/public/May2017/diminico\_02\_0517.pdf</a>.

We would welcome any questions or comments you may have on this.

Sincerely,

**David Law** 

Chair, IEEE 802.3 Ethernet Working Group

