



10 Mb/s Single Twisted Pair Ethernet MDIO Register Mapping

Steffen Graber
Pepperl+Fuchs

MDIO Register Mapping

During the last task force meeting it has been decided to keep Table 146-4 (MDIO register bit mapping) and add relevant registers/bits, which are used in Clause 146. The following table is suggested to be used as a replacement for Table 146-4:

Register Name	Register/Bit Number	Control/Status variable
10BASE-T1 PMA/PMD control register	1.2100.3:0	T1 PHY type selection
10BASE-T1 PMA/PMD control register	1.2100.14	Master/Slave mode
PMA/PMD control 1 register	1.0.15	pma_reset
10BASE-T1L PMA control register	1.2294.15	
PMA/PMD control 1 register	1.0.0	PMA loopback
10BASE-T1L PMA control register	1.2294.13	
PMA/PMD status 1 register	1.1.2	link_status
10BASE-T1L PMA status register	1.2295.0	
PMA/PMD status 2 register	1.8.10	Receive fault bit
10BASE-T1L PMA status register	1.2295.1	
PMA/PMD status 2 register	1.8.11	Transmit fault bit
10BASE-T1L PMA control register	1.2294.12	Reduced transmit level
10BASE-T1L test mode control register	1.2298.15:13	Test mode selection
PCS control 1 register	3.0.15	pcs_reset
10BASE-T1L PCS control register	3.2278.15	
PCS control 1 register	3.0.14	PCS loopback
10BASE-T1L PCS control register	3.2278.14	

Thank You