



AHEAD OF WHAT'S POSSIBLE™

# Clause 104 Modifications for 10SPE

HEATH STEWART

# 1412



# Presentation Objectives




- ▶ Accommodate 10SPE Long Reach
  - Additional PHY capacitance
  - 1km Fieldbus Type A STP cabling
- ▶ Propose changes to Clause 104 SCCP to support 10SPE
  - Modifications to SCCP timing
  - Add clarity for PD reservoir capacitor recharge
  - Add clarity to TSLOT by splitting into RESET, READ, and WRITE variants

- ▶ PoDL provided two separate means of positively identifying a PD
  - Detection – Used for engineered systems requiring < 10ms start-up eg automotive
    - Not compatible with resistance of 10SPE Long Reach cable
  - Classification – Used for discoverable systems
    - Based on 1-Wire™
    - Does not require valid detection
    - PD relies on “parasite power” for PSE during classification sequence
  
- ▶ PoDL classification is appropriate for 10SPE Long Reach
  - Can be readily adapted to higher PHY and cable capacitance
  - $T_R$ , rise time, and  $T_F$ , fall time, must be extended
  - To avoid slower bit rate, tighten PD timing uncertainty budget
    - Was:            +/-50%
    - Propose:      +/-30%



- ▶ Modify Table 104-8 SCCP Electrical Requirements
  - Add clarity for PD reservoir capacitor recharge
    - Create  $V_{\text{CHRG, min}} = V_{\text{PUP, min}} * 90\%$
    - Create  $t_{\text{CHRG, min}} = 200\mu\text{s}$
  - Track changes to PHY and cable capacitance
    - Change  $C_{\text{IN\_Class}}$  to 400nF
    - Change  $C_{\text{Bus}}$  to 72nF (TBD)
  - Add clarity to  $T_{\text{SLOT}}$  by splitting into RESET, READ, and WRITE variants
    - Add  $t_{\text{RSTSLOT}}$ ,  $t_{\text{WRITESLOT}}$ ,  $t_{\text{READSLOT}}$  as shown in following slides
    - Remove  $t_{\text{SLOT}}$
  - Modifications to SCCP timing as shown in following slides

# Spice Model of SCCP System

## 1km Fieldbus Type A Cable (STP), $C_{PHY} = 400nF$



# Reset command timing proof




Symbol	Min	Typ	Max	Unit	Note
$t_F$			<b>250</b>	us	5V pu vs 100Ohm pd
$t_R$			<b>500</b>	us	9mA PSE pu / $0.4\mu F C_{chan}$ $V_{TL}$ to $V_{CHRG}$
$t_{RSTL}$	<b>8</b>	9	<b>10.5</b>	ms	PSE LO time for Reset pulse
$t_{PDH}$	<b>0.7</b>	1.0	<b>1.3</b>	ms	PD HI, measured from rising edge $V_{TH}$
$t_{PDL}$	<b>2.8</b>	4.0	<b>5.2</b>	ms	PD LO, presence pulse, pulldown duration
$t_{MSP}$	<b>1.8</b>	2.0	<b>2.2</b>	ms	PSE presence capture, measured from rising edge $V_{TH}$
$t_{REC}$	<b>270</b>	300	<b>330</b>	us	Charge PD SCCP reservoir capacitor
$t_{CHRG}$	<b>200</b>			us	Critical PD SCCP reservoir capacitor charging region
$t_{SLOT,RST}$			<b>18.6</b>	ms	
$t_{LO}$			<b>10.5</b>	ms	PD must maintain state

*Red indicates changed parameters*

***Bold indicates parameters captured in SCCP electrical requirements***

# Write 0/1 slot timing proof




Symbol	Min	Typ	Max	Unit	Note
$t_F$			<b>250</b>	us	5V pu vs 100Ohm pd
$t_R$			<b>500</b>	us	9mA PSE pu / 0.4uF C <sub>chan</sub> V <sub>TL</sub> to V <sub>CHRG</sub>
$t_{W1L}$	90		<b>610</b>	us	
$t_{SSW}$	<b>0.77</b>	1.1	<b>1.43</b>	ms	PD capture measured from falling edge V <sub>TL</sub>
$t_{WOL}$	<b>1.8</b>	2.0	<b>2.2</b>	ms	PSE hold time for Write 0 symbol
$t_{REC}$	<b>270</b>	300	<b>330</b>	us	Charge PD SCCP reservoir capacitor
$t_{CHRG}$	<b>200</b>			us	Critical PD SCCP reservoir capacitor charging region
$t_{WRITESLOT}$			<b>2.78</b>	ms	

*Red indicates changed parameters*

***Bold** indicates parameters captured in SCCP electrical requirements*

# Read 0/1 slot timing proof



Symbol	Min	Typ	Max	Unit	Note
$t_F$			<b>250</b>	us	5V pu vs 100Ohm pd
$t_R$			<b>500</b>	us	9mA PSE pu / $0.4\mu F$ $C_{chan}$ $V_{TL}$ to $V_{CHRG}$
$t_{W1L}$	90		<b>610</b>	us	
$t_{MSUR}$	<b>0.9</b>	1	<b>1.1</b>	ms	PSE capture, from falling edge $V_{TL}$
$t_{ROL}$	<b>1.75</b>	2.5	<b>3.25</b>	ms	PD release, from falling edge $V_{TL}$
$t_{REC}$	<b>270</b>	300	<b>330</b>	us	Charge PD SCCP reservoir capacitor
$t_{CHRG}$	<b>200</b>			us	Critical PD SCCP reservoir capacitor charging region
$t_{READSLOT}$			<b>3.83</b>	ms	Read symbol duration

*Red indicates changed parameters*

***Bold indicates parameters captured in SCCP electrical requirements***



# Conclusion



- ▶ Technical feasibility has been established
- ▶ Ongoing mixed signal, system level validation
- ▶ Track 10SPE developments