



A Dual-Duplex PAM4 100Gbps PHY Analysis

Ramin Farjadrad

Frank McCarthy

IEEE 802.3ck Task Force Meeting

September 2018, Spokane



Supporters

- Jon Lewis (DELL)
- George Zimmerman (CME)

100Gbps Over 2m+ Passive Copper Cables


- The committee has mostly focused on technical feasibilities of Chip-to-Module & Chip-to-Chip solutions
- One of the key 8032.3ck objectives still remains to define single-lane 100 Gb/s PHY for operation over passive copper cables with lengths up to at least 2m
- 53Gbaud PAM4 signaling has not provided a reliable solution (with a practical SNR margin) over any of the proposed copper cable channels with at least 2m length
 - To further complicate the matter, to cover majority of existing applications of passive copper cables, we need at least ~2.5m reach
- Should the committee consider alternative signaling schemes that can provide a practical solution for the passive copper cable objective as well?

Common Data Center Cabling Installation Topologies




Common installation topologies presented in [goergen_100GEL_01_0318](#) (Cisco)

Selected Passive Copper Cable Channel Topology




- Channel model used is the proposed topology in [mellitz_100GEL_adhoc_01_021218](#) :
 - 2.5m of 28-AWG Cable + 2 x 0.3m 34-AWG Cable → Total Cable Length = 3.1m
- Worst-Case (WC) and Best-Case (BC) line card break-out considered
 - Total of 32 S-parameters per case with all mutual crosstalk sources (NEXT & FEXT) included

Thru & Crosstalk Channels in Single-Duplex Mode




Receive signal runs over separate cable bundle from transmit, therefore NEXT magnitude will be negligible

[mellitz_3ck_02_0518](#)




Selected Channel Frequency Transfers



53Gbaud PAM4-SD SNR Results for 2.5m BC Channel


Table 93A-1 parameters				I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS		Parameter	Setting	Units	
f_b	53.125	GBd		DISPLAY_WINDOW	1	package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]		
f_min	0.05	GHz		CSV_REPORT	1	package_tl_tau	6.141E-03	ns/mm	
Delta_f	0.01	GHz		RESULT_DIR	.\results	package_Z_c	90	Ohm (tdr sel)	
C_d	[1.5e-4 1.5e-4]	nF	[TX RX]	SAVE_FIGURES	0	Table 92-12 parameters			
z_p select	[1 2]		[test cases to run]	Port Order	[1 3 2 4]	Parameter	Setting		
z_p (TX)	[12 30]	mm	[test cases]	RUNTAG	AQ_check_001	board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]		
z_p (NEXT)	[12 30]	mm	[test cases]	COM_CONTRIBUTION	0	board_tl_tau	6.191E-03	ns/mm	
z_p (FEXT)	[12 30]	mm	[test cases]	Operational			board_Z_c	110	Ohm
z_p (RX)	[12 30]	mm	[test cases]	COM Pass threshold	3	dB	z_bp (TX)	151	mm
C_p	[0.08e-4 0.08e-4]	nF	[TX RX]	DER_0	1.00E-04		z_bp (NEXT)	72	mm
R_0	50	Ohm		Include PCB	0	Value	z_bp (FEXT)	72	mm
R_d	[50 50]	Ohm	[TX RX]	T_r	7.00E-03	ns	z_bp (RX)	151	mm
A_v	0.45	V		FORCE_TR	1	logical			
A_fe	0.45	V		TDR and ERL options					
A_ne	0.63	V		TDR	0	logical			
L	4			ERL	0	logical			
M	32			ERL_ONLY	0	logical			
filter and Eq				TR_TDR	0.01	ns			
f_r	0.75	*fb		N	1000				
c(0)	0.6		min	TDR_Butterworth	1	logical			
c(-1)	[-0.3:0.05:0]		[min:step:max]	beta_x	1.70E+09				
c(-2)	[0:0.025:0.1]		[min:step:max]	rho_x	0.18				
c(-3)	[-0.1:0.025:0]		[min:step:max]	fixture delay time	0				
c(-4)	0		[min:step:max]	Receiver testing					
c(1)	0		[min:step:max]	RX_CALIBRATION	0	logical			
N_b	1	UI		Sigma BBN step	5.00E-03	V			
b_max(1)	0.7			Noise, jitter					
g_DC	[-16:0.5:0]	dB	[min:step:max]	sigma_RJ	0.01	UI			
f_z	21.25	GHz		A_DD	0.02	UI			
f_p1	21.25	GHz		eta_0	8.20E-09	V^2/GHz			
f_p2	106.25	GHz		SNR_TX	35	dB			
g_DC_HP	[-12:1:-6]		[min:step:max]	R_LM	0.96				
f_HP_PZ	1.328125	GHz							
ffe_pre_tap_len	4	UI							
ffe_post_tap_len	27	UI							



Fails to meet minimum 3dB SNR margin with


- 32-tap FFE + 1-tap DFE
- Case 1: 12mm package trace
- Case 2: 30mm package trace

53Gbaud PAM4-SD Vertical Eye Opening Results for 2.5m BC



53Gbaud PAM4-SD SNR Results for 2.5m BC Channel

A	B	C	D	E	F	G	H	I	J	K	L
Table 93A-1 parameters					I/O control				Table 93A-3 parameters		
Parameter	Setting	Units	Information		DIAGNOSTICS	1	logical		Parameter	Setting	Units
f_b	53.125	GBd			DISPLAY_WINDOW	1	logical		package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]	
f_min	0.05	GHz			CSV_REPORT	1	logical		package_tl_tau	6.141E-03	ns/mm
Delta_f	0.01	GHz			RESULT_DIR	.\results			package_Z_c	90	Ohm (tdr sel)
C_d	[1.5e-4 1.5e-4]	nF	[TX RX]		SAVE_FIGURES	0	logical		Table 92-12 parameters		
z_p select	[1 2]		[test cases to run]		Port Order	[1 3 2 4]			Parameter	Setting	
z_p (TX)	[12 30]	mm	[test cases]		RUNTAG	AQ_check_001			board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]	
z_p (NEXT)	[12 30]	mm	[test cases]		COM_CONTRIBUTION	0	logical		board_tl_tau	6.191E-03	ns/mm
z_p (FEXT)	[12 30]	mm	[test cases]		Operational				board_Z_c	110	Ohm
z_p (RX)	[12 30]	mm	[test cases]		COM Pass threshold	3	dB		z_bp (TX)	151	mm
C_p	[0.08e-4 0.08e-4]	nF	[TX RX]		DER_0	1.00E-04			z_bp (NEXT)	72	mm
R_0	50	Ohm			Include PCB	0	Value		z_bp (FEXT)	72	mm
R_d	[50 50]	Ohm	[TX RX]		T_r	7.00E-03	ns		z_bp (RX)	151	mm
A_v	0.45	V			FORCE_TR	1	logical				
A_fe	0.45	V			TDR and ERL options						
A_ne	0.63	V			TDR	0	logical				
L	4				ERL	0	logical				
M	32				ERL_ONLY	0	logical				
filter and Eq					TR_TDR	0.01	ns				
f_r	0.75	*fb			N	1000					
c(0)	0.6		min		TDR_Butterworth	1	logical				
c(-1)	[-0.3:0.05:0]		[min:step:max]		beta_x	1.70E+09					
c(-2)	[0:0.025:0.1]		[min:step:max]		rho_x	0.18					
c(-3)	[-0.1:0.025:0]		[min:step:max]		fixture delay time	0					
c(-4)	0		[min:step:max]		Receiver testing						
c(1)	0		[min:step:max]		RX_CALIBRATION	0	logical				
N_b	32	UI			Sigma BBN step	5.00E-03	V				
b_max(1)	0.7				Noise, jitter						
g_DC	[-16:0.5:0]	dB	[min:step:max]		sigma_RJ	0.01	UI				
f_z	21.25	GHz			A_DD	0.02	UI				
f_p1	21.25	GHz			eta_0	8.20E-09	V ² /GHz				
f_p2	106.25	GHz			SNR_TX	35	dB				
g_DC_HP	[-12:1:-6]		[min:step:max]		R_LM	0.96					
f_HP_PZ	1.328125	GHz									
ffe_pre_tap_len	4	UI									
ffe_post_tap_len	60	UI									



Comes barely close to the required 3dB SNR margin with

- 64-tap FFE + 32-tap DFE
- Definitely not a practical solution!


53Gbaud PAM4-SD SNR Results for 2.0m BC Channel

A	B	C	D	E	F	G	H	I	J	K	L
Table 93A-1 parameters				I/O control				Table 93A-3 parameters			
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units		
f_b	53.125	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]			
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.141E-03	ns/mm		
Delta_f	0.01	GHz		RESULT_DIR	.\results		package_Z_c	90	Ohm (tdr sel)		
C_d	[1.5e-4 1.5e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical	Table 92-12 parameters				
z_p select	[1 2]		[test cases to run]	Port Order	[1 3 2 4]		Parameter	Setting			
z_p (TX)	[12 30]	mm	[test cases]	RUNTAG	AQ_check_001		board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]			
z_p (NEXT)	[12 30]	mm	[test cases]	COM_CONTRIBUTION	0	logical	board_tl_tau	6.191E-03	ns/mm		
z_p (FEXT)	[12 30]	mm	[test cases]	Operational			board_Z_c	110	Ohm		
z_p (RX)	[12 30]	mm	[test cases]	COM Pass threshold	3	dB	z_bp (TX)	151	mm		
C_p	[0.08e-4 0.08e-4]	nF	[TX RX]	DER_0	1.00E-04		z_bp (NEXT)	72	mm		
R_0	50	Ohm		Include PCB	0	Value	z_bp (FEXT)	72	mm		
R_d	[50 50]	Ohm	[TX RX]	T_r	7.00E-03	ns	z_bp (RX)	151	mm		
A_v	0.45	V		FORCE_TR	1	logical					
A_fe	0.45	V		TDR and ERL options							
A_ne	0.63	V		TDR	0	logical					
L	4			ERL	0	logical					
M	32			ERL_ONLY	0	logical					
filter and Eq				TR_TDR	0.01	ns					
f_r	0.75	*fb		N	1000						
c(0)	0.6		min	TDR_Butterworth	1	logical					
c(-1)	[-0.3:0.05:0]		[min:step:max]	beta_x	1.70E+09						
c(-2)	[0:0.025:0.1]		[min:step:max]	rho_x	0.18						
c(-3)	[-0.1:0.025:0]		[min:step:max]	fixture delay time	0						
c(-4)	0		[min:step:max]	Receiver testing							
c(1)	0		[min:step:max]	RX_CALIBRATION	0	logical					
N_b	1	UI		Sigma BBN step	5.00E-03	V					
b_max(1)	0.7			Noise, jitter							
g_DC	[-16:0.5:0]	dB	[min:step:max]	sigma_RJ	0.01	UI					
f_z	21.25	GHz		A_DD	0.02	UI					
f_p1	21.25	GHz		eta_0	8.20E-09	V^2/GHz					
f_p2	106.25	GHz		SNR_TX	35	dB					
g_DC_HP	[-12:1:-6]		[min:step:max]	R_LM	0.96						
f_HP_PZ	1.328125	GHz									
ffe_pre_tap_len	4	UI									
ffe_post_tap_len	27	UI									




Fails to meet minimum 3dB SNR margin at 2.0m cable as well with
 - 32-tap FFE + 1-tap DFE

53Gbaud PAM4-SD Vertical Eye Opening Results 2.0m for BC




53Gbaud PAM4-SD SNR Results for 2.0m BC Channel

A	B	C	D	E	F	G	H	I	J	K	L	
Table 93A-1 parameters				I/O control				Table 93A-3 parameters				
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units	Parameter	Setting	Units
f_b	53.125	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]		package_tl_tau	6.141E-03	ns/mm
f_min	0.05	GHz		CSV_REPORT	1	logical	package_Z_c	90	Ohm (tdr sel)	Table 92-12 parameters		
Delta_f	0.01	GHz		RESULT_DIR	.\results		Parameter	Setting	Units	board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]	
C_d	[1.5e-4 1.5e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical	board_tl_tau	6.191E-03	ns/mm	board_Z_c	110	Ohm
z_p select	[1 2]		[test cases to run]	Port Order	[1 3 2 4]		z_bp (TX)	151	mm	z_bp (NEXT)	72	mm
z_p (TX)	[12 30]	mm	[test cases]	RUNTAG	AQ_check_001		z_bp (FEXT)	72	mm	z_bp (RX)	151	mm
z_p (NEXT)	[12 30]	mm	[test cases]	COM_CONTRIBUTION	0	logical	Operational					
z_p (FEXT)	[12 30]	mm	[test cases]	COM Pass threshold	3	dB	DER_0	1.00E-04		TDR and ERL options		
z_p (RX)	[12 30]	mm	[test cases]	Include PCB	0	Value	T_r	7.00E-03	ns	TDR	0	logical
C_p	[0.08e-4 0.08e-4]	nF	[TX RX]	T_r	7.00E-03	ns	ERL	0	logical	ERL_ONLY	0	logical
R_0	50	Ohm		FORCE_TR	1	logical	TR_TDR	0.01	ns	N	1000	
R_d	[50 50]	Ohm	[TX RX]	Receiver testing								
A_v	0.45	V		RX_CALIBRATION	0	logical	TDR_Butterworth	1	logical	Sigma BBN step	5.00E-03	V
A_fe	0.45	V		Noise, jitter								
A_ne	0.63	V		sigma_RJ	0.01	UI	beta_x	1.70E+09		eta_0	8.20E-09	V^2/GHz
L	4			rho_x	0.18		fixture delay time	0		SNR_TX	35	dB
M	32			filter and Eq								
f_r	0.75	*fb		fixtue delay time	0		Noise, jitter					
c(0)	0.6		min	Receiver testing								
c(-1)	[-0.3:0.05:0]		[min:step:max]	RX_CALIBRATION	0	logical	Noise, jitter					
c(-2)	[0:0.025:0.1]		[min:step:max]	Sigma BBN step	5.00E-03	V	sigma_RJ	0.01	UI	Noise, jitter		
c(-3)	[-0.1:0.025:0]		[min:step:max]	Noise, jitter								
c(-4)	0		[min:step:max]	Noise, jitter								
c(1)	0		[min:step:max]	Noise, jitter								
N_b	32	UI		Noise, jitter								
b_max(1)	0.7			Noise, jitter								
g_DC	[-16:0.5:0]	dB	[min:step:max]	Noise, jitter								
f_z	21.25	GHz		Noise, jitter								
f_p1	21.25	GHz		Noise, jitter								
f_p2	106.25	GHz		Noise, jitter								
g_DC_HP	[-12:1:-6]		[min:step:max]	Noise, jitter								
f_HP_PZ	1.328125	GHz		Noise, jitter								
ffe_pre_tap_len	4	UI		Noise, jitter								
ffe_post_tap_len	60	UI		Noise, jitter								



- Barely passes the required 3dB SNR margin using excessively long filters:
 - 64-tap FFE + 32-tap DFE
 - Definitely not a practical solution either


Thru & Crosstalk Channels for 26.5Gbuad PAM4 Dual Duplex




- A dual-duplex transceiver is exposed to two additional signal impairments:
 - Echo: reflection signals from its own transmitter
 - sNext: self near-end xtalk signals from transmitters in the same bundle
- Depending on the magnitude of these extra impairments, we may have to cancel them or accept their SNR degradation.
 - In the selected channel (at MDI input)
 - Signal/Echo= ~ 10 dB
 - Echo canceller are necessary
 - Signal/Xtalk= $30-40$ dB
 - Evaluate if Xtalk cancellers are necessary

sNEXT Power-Sum in Dual Duplex Mode

NEXT Best-Case Power-Sum Responses




NEXT Worst-Case Power-Sum Responses



- Compare the 100Gbps SNR performance of 26.5Gbaud DD (with sNEXT impairment) versus the SNR performance of 53Gbaud SD over the BC channel using the COM tool



26.5Gbaud PAM4-DD SNR for 2.5m BC Channel + sNEXT

Table 93A-1 parameters				I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units
f_b	26.5625	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]	
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.141E-03	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	.\results		package_Z_c	90	Ohm (tdr sel)
C_d	[1.5e-4 1.5e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical	Table 92-12 parameters		
z_p select	[1 2]		[test cases to run]	Port Order	[1 3 2 4]		Parameter	Setting	
z_p (TX)	[12 30]	mm	[test cases]	RUNTAG	AQ_check_001		board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]	
z_p (NEXT)	[12 30]	mm	[test cases]	COM_CONTRIBUTION	0	logical	board_tl_tau	6.191E-03	ns/mm
z_p (FEXT)	[12 30]	mm	[test cases]	Operational			board_Z_c	110	Ohm
z_p (RX)	[12 30]	mm	[test cases]	COM Pass threshold	3	dB	z_bp (TX)	151	mm
C_p	[0.08e-4 0.08e-4]	nF	[TX RX]	DER_0	1.00E-04		z_bp (NEXT)	72	mm
R_0	50	Ohm		Include PCB	0	Value	z_bp (FEXT)	72	mm
R_d	[50 50]	Ohm	[TX RX]	T_r	7.00E-03	ns	z_bp (RX)	151	mm
A_v	0.45	V		FORCE_TR	1	logical			
A_fe	0.45	V		TDR and ERL options					
A_ne	0.63	V		TDR	0	logical			
L	4			ERL	0	logical			
M	32			ERL_ONLY	0	logical			
filter and Eq				TR_TDR	0.01	ns			
f_r	0.75	*fb		N	1000				
c(0)	0.6		min	TDR_Butterworth	1	logical			
c(-1)	[-0.25:0.05:0]		[min:step:max]	beta_x	1.70E+09				
c(-2)	[0:0.025:0.15]		[min:step:max]	rho_x	0.18				
c(-3)	0		[min:step:max]	fixture delay time	0				
c(-4)	0		[min:step:max]	Receiver testing					
c(1)	0		[min:step:max]	RX_CALIBRATION	0	logical			
N_b	1	UI		Sigma BBN step	5.00E-03	V			
b_max(1)	0.7			Noise, jitter					
g_DC	[-16:0.5:0]	dB	[min:step:max]	sigma_RJ	0.01	UI			
f_z	5.3125	GHz		A_DD	0.02	UI			
f_p1	5.3125	GHz		eta_0	5.55E-08	V ² /GHz			
f_p2	53.125	GHz		SNR_TX	35	dB			
g_DC_HP	[-12:1:-6]		[min:step:max]	R_LM	0.96				
f_HP_PZ	0.66406	GHz							
ffe_pre_tap_len	2	UI							
ffe_post_tap_len	13	UI							




- Passes by more than 6dB SNR margin
 - Needs only 16-tap FFE + 1-tap DFE
- Case 1: 12mm package trace
- Case 2: 30mm package trace

26.5Gbaud PAM4-DD Vertical Eye Opening for 2.5m BC + sNEXT




- 26.5Gbaud DD signaling shows more than 10x larger vertical eye opening versus 53Gbaud SD mode even after adding sNEXT impairment


Echo Impairment for 26.5Gbaud PAM4-DD Mode (2.5m)



- The dominant reflections happen at the connectors, while there is very minimal echo power along the cable length itself
- Echo cancellation at connector locations removes majority of the echo power




Echo Impairment for 26.5Gbaud PAM4-DD Mode (2.5m)




- To achieve $DER < 1E-4$, the total link SNR including all impairments must be $> 18.5\text{dB}$
- Separate Rover Echo Canceller segments can be independently moved to cancel each major discontinuity in the RL channel
- A total of four 8-tap Rover Echo Cancellers is shown to considerably improve the Signal/Echo (S/E) ratio for Mellitz 2.5m channel:
 - No Echo Canceller $\rightarrow S/E \sim 10\text{dB}$
 - 4 Echo Cancellers $\rightarrow S/E \sim 45\text{dB}$
- $S/E \sim 45\text{dB}$ is significantly below the required $SNR = 18.5\text{dB}$ to degrade the link performance

26.5Gbaud DD SNR with Different FFE/Echo Filters Over 2.5m BC Channel




- All cases use 1-tap DFE
- SNR performance curves are for different FFE lengths and increasing # of active 8-tap Echo canceller segments
- As shown by COM tool, 16-tap FFE provides 6dB SNR margin
- 12-tap FFE has +1dB margin to the required 3dB SNR margin
- These SNR curves further prove that after 4th 8-tap Echo Canceller segment, there is hardly any more SNR improvement.
- 53Gbaud SD SNR, even with 32-tap FFE, has -2dB to the required 3dB margin

26.5Gbaud DD SNR with Different FFE/Echo Filters Over 2.5m WC Channel



- All cases use 1-tap DFE
- Even over WC channel with extra 10dB sNEXT, 26.5Gbaud DD link can provide enough SNR margin with 16 to 24 taps (e.g. 20 taps) FFE and same size Echo filter
- 53Gbaud SD link ends up with completely negative SNR margin over this WC channel even with much more complex FFE/DFE



Line Card BGA
Break Out Region (BOR)
14 layer 093 mil thick

100Gbps AFE/Clocking Power for 2.5m Passive DAC

2x AFE at 26.5Gbaud PAM4 for 100Gbps Passive DAC DD PHY

- 7-bit ADCs = 200mW
 - 2x ADC= 2 x 100mW
- PGAs & CTLEs = 70mW
 - 2x PGE/CTLE = 2 x 35mW
- 6-bit DACs = 70mW
 - 2x DAC= 2 x 35mW
- PreDrivers/Drivers = 90mW
 - 2x PreDriver/Driver ($1V_{pp}$)= 2 x 45mW
- Hybrid Echo Canceller = 80mW
 - 2x Hybrid Echo Canceller = 2 x 40mW

→ 100Gbps DD-PHY AFE (2.5m)= ~510mW*

[farjadrad_100GEL_01a_0318](#) → Power (100G SD AFE) = Power (100G DD AFE) + ~100mW

*Clocking/CDR power not included, as it is very similar for 100Gbps DD and SD PHY

100Gbps DSP Power for 2.5m Passive DAC

2x DSP at 26.5Gbaud PAM4 for a 100Gbps Transceiver

- Assumptions:

- FIR Power: 0.04mW/tap/Gbaud/data_res
- Crosstalk: (Mellitz 2.5m)
 - 3 sNEXT + 3 FEXT + 4 aNEXT
- Equalization:
 - 1-Tap DFE
 - 12-Tap FFE
- Echo Cancellation
 - Four 8-Tap Canceller Segments

- DSP Power Calculations*:

➔ DFE Power = 20mW

- 1-Tap DFE=10mW→Total DFE= 2x10mW= 20mW

➔ FFE Power = 180mW

- 12 Taps→ $0.04 * 12 \text{ tap} * 7 \text{ bit} * 26.5 \text{ Gbaud} = \sim 90 \text{ mW}$
- Two Channels→ Total FFE=2 x 120mW= $\sim 180 \text{ mW}$

➔ Echo Canceller power = 132mW


- 4 x 8 Taps→ $0.04 * 32 \text{ tap} * 2 \text{ bit} * 26.5 \text{ Gbaud} = \sim 66 \text{ mW}$
- Two Channels→ Total Echo= 2 x 66mW= $\sim 132 \text{ mW}$

➔ **100Gbps DD DSP Power= $\sim 332 \text{ mW}$**

- Power (100Gbps SD-PHY DSP) = Power (32-tap FFE @53Gbaud) = $\sim 480 \text{ mW}$
➔ Even at $\sim 150 \text{ mW}$ higher DSP power, 100G SD fails to meet the SNR margin for 2.0m BC channel!


* Assuming BC channel & 7nm process node

A DD-PHY Can Support Both DD & SD Operation Modes




- 2.0m+ Passive Cable → 26.5Gbaud Dual-Duplex mode on both sides of cable

A DD-PHY Can Support Both DD & SD Operation Modes




- Chip-Module/AUI → Switch ASIC PHY to 53Gbaud Single-Duplex mode and Module PHY stays as a VSR 53Gbaud Single-Duplex PHY

Selected Chip-Module/AUI Channel (8" PCB)



- Channel model used is the proposed channel in [lim_3ck_01b_0718](#)
 - VSR channel with IL=16dB @26.5GHz

Echo Impairment for 26.5Gbaud PAM4-DD Mode (8" PCB)



- To achieve $DER < 1E-6$, the total link SNR including all impairments must be $> 20.6\text{dB}$
- A total of three 6-tap* Rover Echo Cancellers considerably improve the Signal/Echo (S/E) ratio for Lin 16dB VSR channel:
 - No Echo Canceller \rightarrow S/E = $\sim 11\text{dB}$
 - 3x Echo Cancellers \rightarrow S/E = $\sim 32\text{dB}$
- S/E = 32dB is significantly below the required SNR = 20.6dB to degrade the link performance

*Each 6-tap canceller covers 20mm of channel

100Gbps AFE/Clocking Power for 16dB@26.5GHz VSR Channel*

2x AFE at 26.5Gbaud PAM4 for 100Gbps VSR DD PHY

- PAM4 Slicers= 30mW
 - 2x Slicers= 2 x 15mW
- CTLEs = 40mW
 - 2x CTLE = 2 x 20mW
- PAM4 Drivers = 60mW
 - 2x PAM4 Driver ($0.8V_{pp}$)= 2 x 30mW
- Hybrid Echo Canceller = 50mW
 - 2x Hybrid Echo Canceller = 2 x 25mW

→ 100Gbps DD AFE (VSR)= ~180mW

* VSR 16dB channel as presented in → [lim_3ck_01b_0718](#)

100Gbps DSP Power for 16dB@26.5GHz VSR Channel*

2x DSP at 26.5Gbaud PAM4 for 100Gbps VSR DD-PHY

• Assumptions:

- FIR Power: 0.04mW/tap/Gbaud/data_res
- Crosstalk:
 - 3 FEXT+4 aNEXT & 3 sNEXT (Mellitz)
- Equalization:
 - CTLE
 - 4-Tap FFE (Tx)
- Echo Cancellation
 - Two 8-Tap Canceller Segments

• DSP Power Calculations:

→ FFE Power = ~16mW

- 4 Taps → $0.04 * 12 \text{ tap} * 2 \text{ bit} * 26.5 \text{ Gbaud} = \sim 8 \text{ mW}$
- Two Channels → Total FFE = $2 * 8 \text{ mW} = \sim 16 \text{ mW}$

→ Echo Canceller power = ~72mW

- 3 x 6 Taps → $0.04 * 18 \text{ tap} * 2 \text{ bit} * 26.5 \text{ Gbaud} = \sim 38 \text{ mW}$
- Two Channels → Total Echo = $2 * 32 \text{ mW} = \sim 72 \text{ mW}$

→ 100Gbps DD DSP Power = ~88mW

→ VSR DD-PHY Power (AFE + DSP) = ~270mW

* VSR 16dB channel as presented in → [lim_3ck_01b_0718](#)

Conclusion

- A DD-PHY makes 100Gbps/Lane over 2.5m+ passive cables a practical reality
 - 26.5Gbaud PAM4 signaling is same as in 50GBASE-CR
 - Operates over existing 50G systems & eliminates the need for new costly channels
 - Same Mux/Demux Datapath and FEC/PCS as 50GBASE-CR2 can be used
 - Dual-duplex architecture does not lead to higher power than SD architecture
 - Echo canceller operates on 2-bit input data & needed at the connector locations
 - Equalizer + Echo Canceller power in DD-PHY < Equalizer power in SD-PHY
 - A DD-PHY can be configured to provide both modes of DD and SD
 - DD (@26.5Gbaud) for Chip-Chip over 2m+ Passive Cables
 - SD (@53Gbaud) for VSR Chip-Module over 8" PCB
- A VSR DD-PHY can also deliver 100Gbps over at least ~8" PCB at < 400mW
 - VSR DD-PHY Power (AFE+DSP) = ~270mW

Thank you.

AQUANTIA®
ACCELERATING CONNECTIVITY™