### A Dual-Duplex PAM4 100Gbps PHY Analysis

Ramin Farjadrad Frank McCarthy IEEE 802.3ck Task Force Meeting September 2018, Spokane

### **Supporters**

- Jon Lewis (DELL)
- George Zimmerman (CME)



### 100Gbps Over 2m+ Passive Copper Cables

- The committee has mostly focused on technical feasibilities of Chip-to-Module & Chip-to-Chip solutions
- One of the key 8032.3ck objectives still remains to define single-lane 100 Gb/s PHY for operation over passive copper cables with lengths up to at least 2m
- 53Gbaud PAM4 signaling has not provided a reliable solution (with a practical SNR margin) over any of the proposed copper cable channels with at least 2m length
  - To further complicate the matter, to cover majority of existing applications of passive copper cables, we need at least ~2.5m reach
- Should the committee consider alternative signaling schemes that can provide a practical solution for the passive copper cable objective as well?



### **Common Data Center Cabling Installation Topologies**





## Selected Passive Copper Cable Channel Topology



- Channel model used is the proposed topology in <u>mellitz\_100GEL\_adhoc\_01\_021218</u>:
  - − 2.5m of 28-AWG Cable + 2 x 0.3m 34-AWG Cable  $\rightarrow$  Total Cable Length = 3.1m
- Worst-Case (WC) and Best-Case (BC) line card break-out considered
  - Total of 32 S-parameters per case with all mutual crosstalk sources (NEXT & FEXT) included



### Thru & Crosstalk Channels in Single-Duplex Mode



Receive signal runs over separate cable bundle from transmit, therefore NEXT magnitude will be negligible <u>mellitz\_3ck\_02\_0518</u>



Single Duplex (SD): Simultaneous transmit & receive over separate physical channels



### **Selected Channel Frequency Transfers**



AQUANTIA<sup>°</sup> 7

### 53Gbaud PAM4-SD SNR Results for 2.5m BC Channel

A	В	C	D	E	F	G	H		J	K	L
	Table 93A-1 parameter	s			I/O control				Table 93		
Parameter	Setting	Units	Information		DIAGNOSTICS	1	logical		Parameter	Setting	Units
f_b	53.125	GBd			DISPLAY_WINDOW	1	logical		package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]	
f_min	0.05	GHz			CSV_REPORT	1	logical		package_tl_tau	6.141E-03	ns/mm
Delta_f	0.01	GHz			RESULT_DIR	.\results			package_Z_c	90	Ohm (tdr sel)
C_d	[1.5e-4 1.5e-4]	nF	[TX RX]		SAVE_FIGURES	0	logical				
z_p select	[12]		[test cases to run]		Port Order	[1 3 2 4]			Table 92	2–12 parameters	
z_p (TX)	[12 30]	mm	[test cases]		RUNTAG	AQ_check_001			Parameter	Setting	
z_p (NEXT)	[12 30]	mm	[test cases]		COM_CONTRIBUTION	0	logical		board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]	
z_p (FEXT)	[12 30]	mm	[test cases]		(	Operational			board_tl_tau	6.191E-03	ns/mm
z_p (RX)	[12 30]	mm	[test cases]		COM Pass threshold	3	dB		board_Z_c	110	Ohm
C_p	[0.08e-4 0.08e-4]	nF	[TX RX]		DER_0	1.00E-04			z_bp (TX)	151	mm
R_0	50	Ohm			Include PCB	0	Value		z_bp (NEXT)	72	mm
R_d	[ 50 50]	Ohm	[TX RX]		T_r	7.00E-03	ns		z_bp (FEXT)	72	mm
A_v	0.45	V			FORCE_TR	1	logical		z_bp (RX)	151	mm
A_fe	0.45	V						1		100 100 100 10	
A_ne	0.63	V			TDR	and ERL options			COM results		
L	4				TDR	0	logical				
М	32				ERL	0	logical			PH NEXT FRAME AND	
	filter and Eq				ERL_ONLY	0	logical		Gase 1. z_p=(12, 12, 12, 12) (1X	RX, NEXT, FEXT).: CO	M = 1.500 dB (FAIL)
f_r	0.75	•fb			TR_TDR	0.01	ns		Case 2: 2_p=(30, 30, 30, 30) (1X	NA, NEXT, PEXTJ. GO	M = 1.0/1 0B (FAIL)
c(0)	0.6		min		N	1000					
c(-1)	[-0.3:0.05:0]		[min:step:max]		TDR_Butterworth	1	logical				
c(-2)	[0:0.025:0.1]		[min:step:max]		beta_x	1.70E+09				OK	
c(-3)	[-0.1:0.025:0]	<u> </u>	[min:step:max]		rho_x	0.18					
c(-4)	0	I	[min:step:max]		fixture delay time	0					
c(1)	0		[min:step:max]		Re	ceiver testing			Fails to meet min	imum 3dB S	SNR
N_b		UI			RX_CALIBRATION	0	logical		morgin with		
b_max(1)	0.7				Sigma BBN step	5.00E-03	V		margin with		
g_DC	[-16:0.5:0]	dB	[min:step:max]						22 top $\Gamma\Gamma\Gamma$ ,		
f_z	21.25	GHz			1	Voise, jitter			- 32-lap FFE +	I-lap DFE	
f_p1	21.25	GHz			sigma_RJ	0.01	UI		$C_{000}$ 1: 12mm pool	kaga traga	
f_p2	106.25	GHz			A_DD	0.02	UI		Case I. IZIIIII pac	Raye liace	
g_DC_HP	[-12:1:-6]		[min:step:max]		eta_0	8.20E-09	V^2/GHz	z	Case 2: 30mm pac	kane trace	
f_HP_PZ	1.328125	GHz			SNR_TX	35	dB				
ffe_pre_tap_len	4	UI			R_LM	0.96	Ī			AG	UANIIA
ffe_post_tap_len	27	UI									

### 53Gbaud PAM4-SD Vertical Eye Opening Results for 2.5m BC



### 53Gbaud PAM4-SD SNR Results for 2.5m BC Channel

Table 93A-1 parameters         I/O control         Table 93A-3 parameters           Parameter         Setting         Units         Information         DIAGNOSTICS         1         logical         Parameter         Parameter         Setting         Setting         Setting         Information         DIAGNOSTICS         1         logical         Parameter         Setting         Setting         Setting           f_b         53.125         GBd         DISPLAY_WINDOW         1         logical         package_tl_gamma0_a1_a2         [0 1.734e-3 1.455e-           f_min         0.05         GHz         CSV_REPORT         1         logical         package_tl_tau         6.141E-03	Units
ParameterSettingUnitsInformationDIAGNOSTICS1logicalParameterSettingf_b53.125GBdDISPLAY_WINDOW1logicalpackage_tl_gamma0_a1_a2[0 1.734e-3 1.455e-f_min0.05GHzCSV_REPORT1logicalpackage_tl_tau6.141E-03	Units
f_b         53.125         GBd         DISPLAY_WINDOW         1         logical         package_tl_gamma0_a1_a2         [0 1.734e-3 1.455e-           f_min         0.05         GHz         CSV_REPORT         1         logical         package_tl_tau         6.141E-03	1
f_min 0.05 GHz CSV_REPORT 1 logical package_tl_tau 6.141E-03	
	ns/mm
Delta_f 0.01 GHz RESULT_DIR .\results package_Z_c 90	Ohm (tdr sel)
C_d [1.5e-4 1.5e-4] nF [TX RX] SAVE_FIGURES 0 logical	
z_p select [12] [test cases to run] Port Order [1324] Table 92–12 parameters	
z_p (TX) [12 30] mm [test cases] RUNTAG AQ_check_001 Parameter Setting	
z_p (NEXT) [12 30] mm [test cases] COM_CONTRIBUTION 0 logical board_tl_gamma0_a1_a2 [0 4.114e-4 2.547e-	]
z_p (FEXT) [12 30] mm [test cases] Operational board_tl_tau 6.191E-03	ns/mm
z_p (RX) [12 30] mm [test cases] COM Pass threshold 3 dB board_Z_c 110	Ohm
C_p [0.08e-4 0.08e-4] nF [TX RX] DER_0 1.00E-04 Z_bp (TX) 151	mm
R_0 50 Ohm Include PCB 0 Value z_bp (NEXT) 72	mm
R_d [50 50] Ohm [TX RX] T_r 7.00E-03 ns z_bp (FEXT) 72	mm
A_v 0.45 V FORCE_TR 1 logical z_bp (RX) 151	mm
A_fe 0.45 V	
A_ne 0.63 V TDR and ERL options COM results	
L 4 TDR 0 logical	
M 32 ERL 0 logical	COM - 2 781 4D
filter and Eq ERL_ONLY 0 logical Cose 2: a pr(20, 20, 20, 20, 20, 20, 20, 20, 20, 20,	COM = 2.761  dB
f_r 0.75 *fb TR_TDR 0.01 ns CdSe 2. 2_p=(30, 30, 30) (1X, RX, NEXT, PEXT)	COM = 2.3 15 dB (
c(0) 0.6 min N 1000	
c(-1) [-0.3:0.05:0] [min:step:max] TDR_Butterworth 1 logical	
c(-2) [0:0.025:0.1] [min:step:max] beta_x 1.70E+09	
c(-3) [-0.1:0.025:0] [min:step:max] rho_x 0.18	
c(-4) 0 [min:step:max] fixture delay time 0	
c(1) 0 [min:step:max] Receiver testing	
N_b 32 UI RX_CALIBRATION 0 logical Comes barely close to the	required
b_max(1) 0.7 Sigma BBN step 5.00E-03 V	required
g_DC [-16:0.5:0] dB [min:step:max] SNR margin with	
f_z 21.25 GHz Noise, jitter	
f_p1 21.25 GHz sigma_RJ 0.01 UI - 64-tap FFE + 32-tap DF	E
f_p2 106.25 GHz A_DD 0.02 UI	
g_DC_HP [-12:1:-6] [min:step:max] eta_0 8.20E-09 V^2/GHz – Definitely not a practica	solution!
f_HP_PZ 1.328125 GHz SNR_TX 35 dB	
ffe_pre_tap_len 4 UI R_LM 0.96	
ffe_post_tap_len 60 UI	

### 53Gbaud PAM4-SD SNR Results for 2.0m BC Channel

A	D	<u> </u>	U	E	F F	G	H		J	K	L	
	Table 93A-1 parameter	s			I/O control			Table 93A–3 parameters				
Parameter	Setting	Units	Information		DIAGNOSTICS	1	logical		Parameter	Setting	Units	
f_b	53.125	GBd			DISPLAY_WINDOW	1	logical		package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]		
f_min	0.05	GHz			CSV_REPORT	1	logical		package_tl_tau	6.141E-03	ns/mm	
Delta_f	0.01	GHz			RESULT_DIR	.\results			package_Z_c	90	Ohm (tdr sel)	
C_d	[1.5e-4 1.5e-4]	nF	[TX RX]		SAVE_FIGURES	0	logical					
z_p select	[12]		[test cases to run]		Port Order	[1 3 2 4]			Table 9	2–12 parameters		
z_p (TX)	[12 30]	mm	[test cases]		RUNTAG	AQ_check_001			Parameter	Setting		
z_p (NEXT)	[12 30]	mm	[test cases]		COM_CONTRIBUTION	0	logical		board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]		
z_p (FEXT)	[12 30]	mm	[test cases]		(	Operational			board_tl_tau	6.191E-03	ns/mm	
z_p (RX)	[12 30]	mm	[test cases]		COM Pass threshold	3	dB		board_Z_c	110	Ohm	
C_p	[0.08e-4 0.08e-4]	nF	[TX RX]		DER_0	1.00E-04			z_bp (TX)	151	mm	
R_0	50	Ohm			Include PCB	0	Value		z_bp (NEXT)	72	mm	
R_d	[ 50 50]	Ohm	[TX RX]		T_r	7.00E-03	ns		z_bp (FEXT)	72	mm	
A_v	0.45	V			FORCE_TR	1	logical		z_bp (RX)	151	mm	
A_fe	0.45	V						6				00
A_ne	0.63	V			TDR	and ERL options			COM results			X
L	4				TDR	0	logical			The state of the local division of the local		
М	32				ERL	0	logical		Core 1	TY BY NEVT CENTL	COM - 2 266 48 /	CAR'S
	filter and Eq				ERL_ONLY	0	logical		Case 2 z p=(12, 12, 12, 12)(	TX BX NEXT FEXT	COM = 2 580 dB (	EAU
f_r	0.75	*fb			TR_TDR	0.01	ns		Case 2. 2_p-(50, 50, 50, 50) (	in, io, iichi, i chij.		a series (
c(0)	0.6		min		N	1000						
c(-1)	[-0.3:0.05:0]		[min:step:max]		TDR_Butterworth	1	logical					
c(-2)	[0:0.025:0.1]		[min:step:max]		beta_x	1.70E+09				OK		
c(-3)	[-0.1:0.025:0]		[min:step:max]		rho_x	0.18						
c(-4)	0	I	[min:step:max]		fixture delay time	0		C				-
c(1)	0		[min:step:max]		Re	ceiver testing			Fails to meet m	inimum 3dB	SNR	
N_b	1	UI			RX_CALIBRATION	0	logical		morgin at 2 0m		ll with	
b_max(1)	0.7				Sigma BBN step	5.00E-03	V		margin at <u>2.0m</u>	cable as we		
g_DC	[-16:0.5:0]	dB	[min:step:max]									
f_z	21.25	GHz			1	Voise, jitter			- 32-lap FFE +			
f_p1	21.25	GHz			sigma_RJ	0.01	UI					
f_p2	106.25	GHz			A_DD	0.02	UI					
g_DC_HP	[-12:1:-6]		[min:step:max]		eta_0	8.20E-09	V^2/GHz					
f_HP_PZ	1.328125	GHz			SNR_TX	35	dB					■ ▲ ®
ffe_pre_tap_len	4	UI			R_LM	0.96				A	UANII	Α
ffe_post_tap_len	27	UI										

### 53Gbaud PAM4-SD Vertical Eye Opening Results 2.0m for BC



AQUANTIA<sup>®</sup> 12

### 53Gbaud PAM4-SD SNR Results for 2.0m BC Channel

A	В	C	D	E	F	G	_ н		J	ĸ	L	
	Table 93A-1 parameter	rs			I/O control			Table 9	3A-3 parameters		-	
Parameter	Setting	Units	Information		DIAGNOSTICS	1	logical		Parameter	Setting	Units	-
f_b	53.125	GBd			DISPLAY_WINDOW	1	logical		package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]		-
f_min	0.05	GHz			CSV_REPORT	1	logical		package_tl_tau	6.141E-03	ns/mm	-
Delta_f	0.01	GHz			RESULT_DIR	.\results			package_Z_c	90	Ohm (tdr sel)	-
C_d	[1.5e-4 1.5e-4]	nF	[TX RX]		SAVE_FIGURES	0	logical					
z_p select	[12]		[test cases to run]		Port Order	[1 3 2 4]			Table 9	2–12 parameters		-
z_p (TX)	[12 30]	mm	[test cases]		RUNTAG	AQ_check_001			Parameter	Setting		-
z_p (NEXT)	[12 30]	mm	[test cases]		COM_CONTRIBUTION	0	logical		board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]		-
z_p (FEXT)	[12 30]	mm	[test cases]		(	Operational			board_tl_tau	6.191E-03	ns/mm	-
z_p (RX)	[12 30]	mm	[test cases]		COM Pass threshold	3	dB		board_Z_c	110	Ohm	
C_p	[0.08e-4 0.08e-4]	nF	[TX RX]		DER_0	1.00E-04			z_bp (TX)	151	mm	-
R_0	50	Ohm			Include PCB	0	Value		z_bp (NEXT)	72	mm	-
R_d	[ 50 50]	Ohm	[TX RX]		T_r	7.00E-03	ns		z_bp (FEXT)	72	mm	-
A_v	0.45	V			FORCE_TR	1	logical		z_bp (RX)	151	mm	-
A_fe	0.45	V						200		and the second division of the second divisio		1 m
A_ne	0.63	V			TDR and ERL options			COM results			23	
L	4				TDR	0	logical			Three Inc. No.		
М	32				ERL	0	logical					
	filter and Eq				ERL_ONLY	0	logical		Case 1: z_p=(12, 12, 12, 12) (	TX, RX, NEXT, FEXT)::	: COM = 3.622 d	IB (pass)
f_r	0.75	*fb			TR_TDR	0.01	ns		Case 2: z_p=(30, 30, 30, 30) (	TX, RX, NEXT, FEXT):	: COM = 3.388 d	IB (pass)
c(0)	0.6		min		Ν	1000						
c(-1)	[-0.3:0.05:0]		[min:step:max]		TDR_Butterworth	1	logical					
c(-2)	[0:0.025:0.1]		[min:step:max]		beta_x	1.70E+09						
c(-3)	[-0.1:0.025:0]		[min:step:max]		rho_x	0.18				OK		
c(-4)	0		[min:step:max]		fixture delay time	0						
c(1)	0		[min:step:max]		Re	eiver testing		290		Contraction of the local division of the loc		
N_b	32	UI			RX_CALIBRATION	0	logical	•	Rarely nasses	the required	13dR SN	IR
b_max(1)	0.7				Sigma BBN step	5.00E-03	V					
g_DC	[-16:0.5:0]	dB	[min:step:max]						margin using e	xcessively lo	ong filter	S:
f_z	21.25	GHz			n	loise, jitter					-	
f_p1	21.25	GHz			sigma_RJ	0.01	UI		- 64-tap FFE	+ 32-tap DF	E	
f_p2	106.25	GHz			A_DD	0.02	UI				1.4	
g_DC_HP	[-12:1:-6]		[min:step:max]		eta_0	8.20E-09	V^2/GHz		<ul> <li>Definitely no</li> </ul>	ot a practical	solution	either
f_HP_PZ	1.328125	GHz			SNR_TX	35	dB					
ffe_pre_tap_len	4	UI			R_LM	0.96	T			A	UAN	
ffe_post_tap_len	60	UI										I

### Thru & Crosstalk Channels for 26.5Gbuad PAM4 Dual Duplex



- A dual-duplex transceiver is exposed to two additional signal impairments:
  - Echo: reflection signals from its own transmitter
  - sNext: self near-end xtalk signals from transmitters in the same bundle
- Depending on the magnitude of these extra impairments, we may have to cancel them or accept their SNR degradation.
  - In the selected channel (at MDI input)
    - Signal/Echo=~10dB
      - → Echo canceller are necessary
    - Signal/Xtalk=30-40dB
      - → Evaluate if Xtalk cancellers are necessary



### sNEXT Power-Sum in Dual Duplex Mode



 Compare the 100Gbps SNR performance of 26.5Gbaud DD (with sNEXT impairment) versus the SNR performance of 53Gbaud SD over the BC channel using the COM tool

### 26.5Gbaud PAM4-DD SNR for 2.5m BC Channel + sNEXT

A	B	C	D	E	F	G	H	- I -	J	K	L	
	Table 93A-1 parameter	5			I/O control				Table	Table 93A–3 parameters		
Parameter	Setting	Units	Information		DIAGNOSTICS	1	logical		Parameter	Setting	Units	
f_b	26.5625	GBd			DISPLAY_WINDOW	1	logical		package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]		
f_min	0.05	GHz			CSV_REPORT	1	logical		package_tl_tau	6.141E-03	ns/mm	
Delta_f	0.01	GHz			RESULT_DIR	.\results			package_Z_c	90	Ohm (tdr sel)	
C_d	[1.5e-4 1.5e-4]	nF	[TX RX]		SAVE_FIGURES	0	logical					
z_p select	[12]		[test cases to run]		Port Order	[1 3 2 4]			Table	92–12 parameters		
z_p (TX)	[12 30]	mm	[test cases]		RUNTAG	AQ_check_001			Parameter	Setting		
z_p (NEXT)	[12 30]	mm	[test cases]		COM_CONTRIBUTION	0	logical		board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]		
z_p (FEXT)	[12 30]	mm	[test cases]			Operational			board_tl_tau	6.191E-03	ns/mm	L
z_p (RX)	[12 30]	mm	[test cases]		COM Pass threshold	3	dB		board_Z_c	110	Ohm	L I
C_p	[0.08e-4 0.08e-4]	nF	[TX RX]		DER_0	1.00E-04			z_bp (TX)	151	mm	L I
R_0	50	Ohm			Include PCB	0	Value		z_bp (NEXT)	72	mm	L
R_d	[ 50 50]	Ohm	[TX RX]		T_r	7.00E-03	ns		z_bp (FEXT)	72	mm	L
A_v	0.45	V			FORCE_TR	1	logical		z_bp (RX)	151	mm	
A_fe	0.45	V						(				2
A_ne	0.63	V			TDR	and ERL options			COM results			15
L	4				TDR	0	logical					
М	32				ERL	0	logical		Case 1: 7 0=(12 12 12 12) (TX	RY NEXT FEXT) CO	DM = 6.530 dB (or	ace)
	filter and Eq				ERL_ONLY	0	logical		Case 2: z p=(30, 30, 30, 30) (TX	RY NEXT FEXT) C	DM = 6.170 dB (pa)	155) heel
f_r	0.75	*fb			TR_TDR	0.01	ns		Case 2. 2_p=(50, 50, 50, 50) (17	, IX, HEXT, FEXT)	5M - 0.110 GB (pe	1997
c(0)	0.6		min		N	1000						
c(-1)	[-0.25:0.05:0]		[min:step:max]		TDR_Butterworth	1	logical					
c(-2)	[0:0.025:0.15]		[min:step:max]		beta_x	1.70E+09				OK		
c(-3)	0		[min:step:max]		rho_x	0.18				OIL		
c(-4)	0		[min:step:max]		fixture delay time	0		6				
c(1)			[min:step:max]		Re	ceiver testing						
N_b		UI			RX_CALIBRATION	0	logical	•	Passes by mor	e than 6dB	SNR mar	gin
b_max(1)	0.7				Sigma BBN step	5.00E-03	V				. –	<u> </u>
g_DC	[-16:0.5:0]	dB	[min:step:max]						<ul> <li>Needs only</li> </ul>	16-tap FFE	+ 1-tap D	FE
f_z	5.3125	GHz				Noise, jitter			5			
f_p1	5.3125	GHz			sigma_RJ	0.01	UI					
f_p2	53.125	GHz			A_DD	0.02	UI			a alcara trana		
g_DC_HP	[-12:1:-6]		[min:step:max]		eta_0	5.55E-08	V^2/GHz	•	Case 1: 12mm p	ackage trace		
f_HP_PZ	0.66406	GHz			SNR_TX	35	dB		Case 2: 30mm n	ackago traco		
ffe_pre_tap_len	2	UI			R_LM	0.96		•	Case 2. Summp	acraye lider		۵ ۲۱ ۸
ffe_post_tap_len	13	UI								A		IA

### 26.5Gbaud PAM4-DD Vertical Eye Opening for 2.5m BC + sNEXT



- 26.5Gbaud DD signaling shows more than 10x larger vertical eye opening versus 53Gbaad SD mode even after adding sNEXT impairment



# Echo Impairment for 26.5Gbaud PAM4-DD Mode (2.5m)



- The dominant reflections happen at the connectors, while there is very minimal echo power along the cable length itself
- Echo cancellation at connector locations removes majority of the echo power

AQUANTIA

### Echo Impairment for 26.5Gbaud PAM4-DD Mode (2.5m)



- To achieve DER<1E-4, the total link SNR including all impairments must be >18.5dB
- Separate Rover Echo Canceller segments can be independently moved to cancel each major discontinuity in the RL channel
- A total of four 8-tap Rover Echo Cancellers is shown to considerably improve the Signal/Echo (S/E) ratio for Mellitz 2.5m channel:
  - No Echo Canceller → S/E=~10dB
  - 4 Echo Cancellers → S/E=~45dB
- S/E=~45dB is significantly below the required SNR=18.5dB to degrade the link performance

### 26.5Gbaud DD SNR with Different FFE/Echo Filters Over 2.5m BC Channel



- All cases use 1-tap DFE
- SNR performance curves are for different FFE lengths and increasing # of active 8-tap Echo canceller segments
- As shown by COM tool,16-tap FFE provides 6dB SNR margin
- 12-tap FFE has +1dB margin to the required 3dB SNR margin
- These SNR curves further prove that after 4<sup>th</sup> 8-tap Echo Canceller segment, there is hardly any more SNR improvement.
- 53Gbaud SD SNR, even with 32-tap FFE, has -2dB to the required 3dB margin

### 26.5Gbaud DD SNR with Different FFE/Echo Filters Over 2.5m WC Channel



- All cases use 1-tap DFE
- Even over WC channel with extra 10dB sNEXT, 26.5Gbaud DD link can provide enough SNR margin with 16 to 24 taps (e.g. 20 taps) FFE and same size Echo filter
- 53Gbaud SD link ends up with completely negative SNR margin over this WC channel even with much more complex FFE/DFE WC BC

Line Card BGA Break Out Region (BOR) 14 layer 093 mil thick

AQUANTIA<sup>°</sup> 21

### 100Gbps AFE/Clocking Power for 2.5m Passive DAC

#### 2x AFE at 26.5Gbaud PAM4 for 100Gbps Passive DAC DD PHY

 7-bit ADCs = 200mW 2x ADC= 2 x 100mW PGAs & CTLEs = 70mW •  $2x PGE/CTLE = 2 \times 35mW$ • 6-bit DACs = 70mW → 100Gbps DD-PHY AFE (2.5m)= ~<u>510mW\*</u> 2x DAC= 2 x 35mW PreDrivers/Drivers = 90mW 2x PreDriver/Driver (1V<sub>pp</sub>)= 2 x 45mW Hybrid Echo Canceller = <u>80mW</u> 2x Hybrid Echo Canceller = 2 x 40mW

<u>farjadrad\_100GEL\_01a\_0318</u> → Power (100G SD AFE) = Power (100G DD AFE) + ~100mW

\*Clocking/CDR power not included, as it is very similar for 100Gbps DD and SD PHY



### 100Gbps DSP Power for 2.5m Passive DAC

#### 2x DSP at 26.5Gbaud PAM4 for a 100Gbps Transceiver

#### <u>Assumptions</u>: DSP Power Calculations\*: - FIR Power: 0.04mW/tap/Gbaud/data\_res $\rightarrow$ DFE Power = 20mW – Crosstalk: (Mellitz 2.5m) - 1-Tap DFE=10mW→Total DFE= 2x10mW= 20mW 3 sNEXT + 3 FEXT + 4 aNEXT $\rightarrow$ FFE Power = 180mW – Equalization: - 12 Taps $\rightarrow$ 0.04\*12tap\*7bit\*26.5Gbaud=~90mW • 1-Tap DFE - Two Channels $\rightarrow$ Total FFE=2 x 120mW=~180mW • 12-Tap FFE →Echo Canceller power = 132mW Echo Cancellation - 4 x 8 Taps→0.04\*32tap\*2bit\*26.5Gbaud=~66mW • Four 8-Tap Canceller Segments - Two Channels → Total Echo= 2 x 66mW=~132mW →100Gbps DD DSP Power= ~332mW

- Power (100Gbps SD-PHY DSP) = Power (32-tap FFE @53Gbaud) = ~480mW
- → Even at ~150mW higher DSP power, 100G SD fails to meet the SNR margin for 2.0m BC channel!

\* Assuming BC channel & 7nm process node



### A DD-PHY Can Support Both DD & SD Operation Modes



2.0m+ Passive Cable → 26.5Gbaud Dual-Duplex mode on both sides of cable

A DD-PHY Can Support Both DD & SD Operation Modes



 Chip-Module/AUI → Switch ASIC PHY to 53Gbaud Single-Duplex mode and Module PHY stays as a VSR 53Gbuad Single-Duplex PHY

AQUANTIA<sup>°</sup> 25

### Selected Chip-Module/AUI Channel (8" PCB)



Channel model used is the proposed channel in <u>lim\_3ck\_01b\_0718</u>

VSR channel with IL=16dB @26.5GHz



### Echo Impairment for 26.5Gbaud PAM4-DD Mode (8" PCB)



- To achieve DER<1E-6, the total link SNR including all impairments must be >20.6dB
- A total of three 6-tap\* Rover Echo Cancellers considerably improve the Signal/Echo (S/E) ratio for Lin 16dB VSR channel:
  - No Echo Canceller → S/E=~11dB
  - 3x Echo Cancellers → S/E=~32dB
- S/E= 32dB is significantly below the required SNR=20.6dB to degrade the link performance

\*Each 6-tap canceller covers 20mm of channel



### 100Gbps AFE/Clocking Power for 16dB@26.5GHz VSR Channel\*

#### 2x AFE at 26.5Gbaud PAM4 for 100Gbps VSR DD PHY

- PAM4 Slicers= <u>30mW</u>
  - 2x Slicers= 2 x 15mW
- CTLEs = 40mW
  - 2x CTLE = 2 x 20mW
- PAM4 Drivers = <u>60mW</u>
  - 2x PAM4 Driver (0.8V<sub>pp</sub>)= 2 x 30mW
- Hybrid Echo Canceller = 50 mW

• 2x Hybrid Echo Canceller = 2 x 25mW

→ 100Gbps DD AFE (VSR)= ~<u>180mW</u>

\* VSR 16dB channel as presented in → lim\_3ck\_01b\_0718



### 100Gbps DSP Power for 16dB@26.5GHz VSR Channel\*

#### 2x DSP at 26.5Gbaud PAM4 for 100Gbps VSR DD-PHY

Assumptions:	DSP Power Calculations:
<ul> <li>FIR Power: 0.04mW/tap/Gbaud/data_res</li> </ul>	
– Crosstalk:	→FFE Power = ~16mW
<ul> <li>3 FEXT+4 aNEXT &amp; 3 sNEXT (Mellitz)</li> </ul>	– 4 Taps→ 0.04*12tap*2bit*26.5Gbaud=~8mW
<ul> <li>Equalization:</li> </ul>	– Two Channels → Total FFE=2 x 8mW=~16mW
• CTLE	→Echo Canceller power = ~72mW
<ul> <li>4-Tap FFE (Tx)</li> </ul>	– 3 x 6 Taps→0.04*18tap*2bit*26.5Gbaud=~38mW
<ul> <li>Echo Cancellation</li> </ul>	– Two Channels → Total Echo= 2 x 32mW=~72mW
<ul> <li>Two 8-Tap Canceller Segments</li> </ul>	➔100Gbps DD DSP Power= ~ <u>88mW</u>

→ VSR DD-PHY Power (AFE + DSP) =  $\sim$ 270mW

\* VSR 16dB channel as presented in → lim\_3ck\_01b\_0718



### Conclusion

- A DD-PHY makes 100Gbps/Lane over 2.5m+ passive cables a practical reality
  - 26.5Gbaud PAM4 signaling is same as in 50GBASE-CR
    - Operates over existing 50G systems & eliminates the need for new costly channels
    - Same Mux/Demux Datapath and FEC/PCS as 50GBASE-CR2 can be used
  - Dual-duplex architecture does not lead to higher power than SD architecture
    - Echo canceller operates on 2-bit input data & needed at the connector locations
    - Equalizer + Echo Canceller power in DD-PHY < Equalizer power in SD-PHY
  - A DD-PHY can be configured to provide both modes of DD and SD
    - DD (@26.5Gbaud) for Chip-Chip over 2m+ Passive Cables
    - SD (@53Gbaud) for VSR Chip-Module over 8" PCB
- A VSR DD-PHY can also deliver 100Gbps over at least ~8" PCB at < 400mW
  - VSR DD-PHY Power (AFE+DSP) = ~270mW

