# 100G C2M Simulations

1

Femi Akinwale (Intel) Howard Heck (Intel)

### Contributor

Phil Sun – Credo Sam Kocsis - Amphenol

# Summary

- Goal: Is to analyze the impact of package length on margin performance
- 93 ohm Chip to Module from Intel used
  - BGA to TP1a
  - 1 Tap DFE at DFE2 location
- Exercise swept package lengths from 1mm to 19mm
  - Only data for 6mm to 17mm shown
  - Prior analysis used 16mm package length
- 9mm package length provided the best performance
  - 7mm had the worse
  - Initial hypothesis was that 13mm would be the worst case
  - High performance variability still observed for PCB lengths shorter than 1 in
    - Package Length

## 100G Chip to Module Channel



\*BGA footprint and breakout are included in the channel

\*\*Module Loss is 2.5dB @ 26.56 GHz



#### BACK UP

#### COM SHEET

Table 93A-1 parameters				I/O control			Table 93A-3 parameters			
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter		Setting	Units
f_b	53.125	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1	L_a2	[0 0.0009909 0.0002772]	
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau		6.141E-03	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	.\Phil\		package_Z_c		[87.5 87.5 ; 92.5 92.5 ]	Ohm
C_d	[1.2e-40]	nF	[TX RX]	SAVE_FIGURES	0	logical				
Ls	[0.12 0]	nH	[TX RX]	Port Order	[1 3 2 4]			Tab	le 92–12 parameters	
C_b	[0.3e-40]	nF	[TX RX]	RUNTAG	C2M_4TAPDFE_p_d2		Parameter		Setting	
z_p select	[1]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_	a2	[0 3.8206e-4 9.5909e-5]	
z_p (TX)	[16 30; 1.8 1.8]	mm	[test cases]	0	perational		board_tl_tau		5.790E-03	ns/mm
z_p (NEXT)	[0 0; 0 0]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c		90	Ohm
z_p (FEXT)	[16 30; 1.8 1.8]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp (TX)		119	mm
z_p (RX)	[0 0; 0 0]	mm	[test cases]	DER_0	1.00E-05		z_bp (NEXT)		119	mm
C_p	[0.87e-40]	nF	[TX RX]	T_r	6.16E-03	ns	z_bp (FEXT)		119	mm
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX)		119	mm
R_d	[45 50]	Ohm	[TX RX]	Include PCB	0	logical				
A_v	0.391	v	vp/vf=.694	TDR a	ind ERL options					
A_fe	0.391	V	vp/vf=.694	TDR	1	logical				
A_ne	0.489	v		ERL	1	logical				
L	4			ERL_ONLY	0	logical				
м	32			TR_TDR	0.01	ns				
filter and Eq				N	400					
f_r	0.75	*fb		TDR_Butterworth	1	logical				
c(0)	0.6		min	beta_x	0.00E+00					
c(-1)	[-0.3:0.02:0]		[min:step:max]	rho_x	0.32					
c(-2)	[0:0.02:0.1]		[min:step:max]	fixture delay time	0	enter sec				
c(-3)	[-0.04:0.02:0]		[min:step:max]	Receiver testing						
c(1)	[-0.1:0.05:0]		[min:step:max]	RX_CALIBRATION	0	logical				
N_b	2	UI		Sigma BBN step	5.00E-03	V				
b_max(1)	0			Noise, jitter						
b_max(2N_b)	0.2			sigma_RJ	0.01	UI				
g_DC	[-14:1:-3]	dB	[min:step:max]	A_DD	0.02	UI				
f_z	12.58	GHz		eta_0	8.20E-09	V^2/GHz				
f_p1	20	GHz		SNR_TX	33	dB				
f_p2	28	GHz		R_LM	0.95					
g_DC_HP	[-3:1:0]		[min:step:max]							
f_HP_PZ	1.328125	GHz								
ffe_pre_tap_len	0	UI								
ffe_post_tap_len	0	UI								
ffe_tap_step_size	0									
ffe_main_cursor_min	0.7									
ffe_pre_tap1_max	0.3					ion: com	10000000	022	270 m	
ffe_post_tap1_max	0.3				COIVI VEIS			_229	270.111	
ffe_tapn_max	0.125									
ffe_backoff	1									
Floating Tap Control										
N_bg	0		012 or 3 groups							
N_bf	0		taps per group							
N_f	40		UI span for floating taps							