• Crędo

COM Simulation for 100G KR/CR Channels (update) IEEE P802.3ck Task Force Ad Hoc, 12/12/2018

Yasuo Hidaka, Phil Sun



Introduction

- A large number of COM simulations were conducted for all 115 KR/CR channels submitted to P802.3ck TF (including 100GEL SG) under 15 simulation conditions
- > All results were consolidated into an Excel file with additional information (e.g. channel loss, equalizer settings) and interactive graphs for easy visualization
 - We are providing the excel file to Task Force for further examination and your own analysis

> This presentation explains how to use the Excel file



Simulation Conditions

Mod	del Name	DFE (DFE-based)	PDFE (DFE + 3 pre-taps)	FFE (FFE-based)					
# of taps	DFE	20	20	1					
	FFE	0	4 (3-pre + 0-post)	24 (3-pre + 20-post)					
	TX FIR	5 (3-pre + 1-post)							
Step	RX DFE, FFE	0%							
	TX FIR pre	1.5% / 2.0% / 2.5%	1.5% / 2.5%	1.5% / 2.0% / 2.5%					
	TX FIR post	5%							
DFE b1max		0.7 / 0.85 / 1.0	0.7 / 0.85 / 1.0	0.7 / 0.85					

Label of Simulation Condition: Prefix + Model Name + Suffix

- Prefix: step of TX FIR pre taps
 - None: 1.5%, C (coarse): 2.5%, M (Medium): 2.0%
- Suffix: DFE b1max value
- Example
 - CDFE0.85: DFE-based with DFE b1max=0.85 and 2.5% step of TX FIR pre taps
 - PDFE0.7: DFE + pre-taps with DFE b1max=0.7 and 1.5% step of TX FIR pre taps



Matrix of Conducted Simulation Conditions

Simulations were done for the following 15 combinations of TX FIR pre step and DFE b1max:

		Labels of Conducted Simulation Conditions						
TX FIR pre step	Model Name	DFE b1max						
		0.7	0.85	1.0				
	DFE (DFE-based)	DFE0.7	DFE0.85	DFE1.0				
1.5%	PDFE (DFE + 3 pre-taps)	PDFE0.7	PDFE0.85	PDFE1.0				
	FFE (FFE-based)	FFE0.7	FFE0.85					
	DFE (DFE-based)	CDFE0.7	CDFE0.85					
2.5%	PDFE (DFE + 3 pre-taps)	CPDFE0.7	CPDFE0.85					
	FFE (FFE-based)	CFFE0.7						
	DFE (DFE-based)		MDFE0.85					
2.0%	PDFE (DFE + 3 pre-taps)							
5	FFE (FFE-based)	MFFE0.7						

Other Simulation Conditions

Equalizer ranges

- RX FFE taps
 - main_min = 0.7, pre1_max = 0.3, post1_max = 0.3, tapn_max = 0.125
- RX CTLE
 - $gDC \in [-20,0], gDC2 \in [-6,0]$
- TX FIR tap
 - $c(-3) \in [-0.105,0], c(-2) \in [0,+0.105], c(-1) \in [-0.3,0], c(1) \in [-0.15,0]$
 - This is the case of 1.5% pre tap step to align 0 on the grid
- Package Model (Tx and Rx)
 - 30mm @ 87.5Ω + 1.8mm @ 92.5Ω
 - $C_d = 110 fF, C_p = 70 fF, R_d = 50 \Omega$

> Noise, jitter

- $\eta_0 = 8.20E 9V^2/GHz$, SNR_{TX}=32.5dB, $\sigma_{R,I} = 0.01UI$, A_{DD}=0.02UI, R_{IM}=0.95
- COM Tool version
 - v2.53 + local modification to fix bugs

Channels Used for Simulation

Simulation was done for the following publicly available 115 KR/CR channels

CH #	Group	Description	Reference Document
1-2	RM1	Two Very Good 28dB Loss Ideal Transmission Lines	mellitz_3ck_adhoc_02_072518.pdf
3-8	RM2	24/28/32dB Cabled Backplane Channels including Via	mellitz_3ck_adhoc_02_081518.pdf
9-10	RM3	Synthesized CR Channels (2.0m and 2.5m 28AWG Cable)	mellitz_100GEL_adhoc_01_021218.pdf
11-13	RM4	Best Case 3", 13", 18" Tachyon Backplane	mellitz_100GEL_adhoc_01_010318.pdf
14-15	NT1	Orthogonal or Cabled Backplane Channels	tracy_100GEL_03_0118.pdf
16	AZ1	Orthogonal Backplane Channel	zambell_100GEL_01a_0318.pdf
17-19	HH1	Initial Host 30dB Backplane Channel Models	heck_100GEL_01_0118.pdf
20-35	HH2	16/20/24/28dB Cabled Backplane Channels	heck_3ck_01_1118.pdf
36-54	UK1	Measured Traditional Backplane Channels	
55-73	UK2	Measured Cabled Backplane Channels	kareti_3ck_01a_1118.pdf
74-88	UK3	Measured Orthogonal Backplane Channels	
89-115	AZ2	Measured Orthogonal Backplane with Varied Impedances	zambell_3ck_01_1118.pdf

All channel data are taken from IEEE 100GEL Study Group and P802.3ck Task Force – Tools and Channels pages. i.e. http://www.ieee802.org/3/100GEL/public/tools/index.html and http://www.ieee802.org/3/ck/public/tools/index.html

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

5

Sheet 'data' has all the detail data values (1/2)



From this sheet, you can extract various data values for your own analysis



IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

					Sig	g n in l					
								🖻 Sh	are		
	+ BB	+ Ex (or	+ xpand aly CO	/ colla M is sl	pse de hown v	etail si when o	– – m rest collaps	+ ults sed)			
	with RX DFE (pre/post =0/20) (TX=1.5% ,RX=0%) (b1max= 0.7)		with RX DFE (pre/post=0/20) (TX=1.5%,RX=0%) (b1max=0.85)								
	DFE0.7			DFE	0.85			DFE1.0	PI		
	сом	TX FIR	DFE [20]	CTLE D	C gain gDC2	Detail FOM	СОМ	СОМ			
	3.5305	0	0.013858	-19	-2	15.3986	4.1943	4.2225			
	3.2609	0	0.011243	-18	-4	14.8651	3.6752	3.6487			
	4.642	0	0.010409	-15	-4	15.5101	4.6272	4.6272			
oth	3.3371	0	0.012565	-18	-4	14.3765	3.4397	3.4397			
oth	3.596	0	0.009364	-16	-4	14.5225	3.7819	3.7284			
ILD	4.7464	0	0.005682	-12	-3	15.8349	4.7464	4.7464			
ofloction	3.7551	0	0.02033	-13	-3	14.9504	3.8764	3.8/64			
igh XT	4.2084	0	0.040412	-9	-2	15 6427	4.2084	4.2084			
	4.70781	U	0.0106221	-81	-21	13.04271	4.7078	4.2028			
						······································	-	+ 1	00%		

6

Sheet 'data' has all the detail data values (2/2)



7

Sheet 'graph' has General Interactive Graphs

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

Variables independent from simulation condition: Chan #, Total IL, Chan IL, Fitted IL, FOM_ILD, ERL, ICN

Variables depending on simulation condition: COM, FOM, gDC, gDC2, TX[-3:1], RXFFE[-3:20], DFE[1:20], As (mV), Ani (mV), RSS_DFE4 (new), Ani/As, $\sigma(XT)/As, \sigma(ISI)/As, \sigma(p_n)/As, \sigma(p_DD)/As,$ σ _G/As, σ _RJ σ _X sqrt(Σ (h_J^2)) / As, $\sigma(\eta 0 \text{ noise}) / \text{As}, \sigma_TX/\text{As}$

Simulation conditions: Same as Y (only for X axis), DFE0.7, DFE0.85, DFE1.0, PDFE0.7, PDFE0.85, PDFE1.0, FFE0.7, FFE0.85, CDFE0.7, CDFE0.85, CPDFE0.7, CPDFE0.85, CFFE0.7, MDFE0.85, MFFE0.7

Simulation condition is shaded if variable is independent from simulation condition.

Sheet 'ALL' has 15 graphs for all sim conditions

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

Sheet 'COM' has COM vs COM graphs

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

Sheet 'breakdown' shows components of COM

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

Sheet 'DFE' has DFE Tap Weight Graph

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

					Sign i	n 🗗			<
								🖻 Share	
R S	Т	U	V	W	Х	Y	Z	AA	
					X axis				
					variable	tap index			
n conditio	n of								
eight in Y	axis				Yaxis	0.55			
					variable				
					Y cond	DFE0.85			
condition	s of Y	'axis:							
FF0 85 D	FF1	0							
					Filter				
PDFE0.85	o, PDI	-E1.0,			rincer	RM1	RM2		
CDFE0.85	5,					RM3	RM4		
	1 85					✓ NT1	AZ1		
	<i>J</i> .05,				CH group		HH2		
						✓ UK1	UK2		
						🗸 ИКЗ	AZ2		
					preselect	only			
						min	max		
			teally as a shift		Chan #	1	115		
*		1.11. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1			Total IL	0	100		
					Chan IL	0	100		
47	4.0	40	20		Fitted IL	0	100		
17	18	19	20		ICN	0	100		
					COM	2	4		
					gDC	-20	0		
					gDC2	-6	0		
					[X[-3]	-1	1		
					_			► I	
						巴 -──	-	— + 100%	5

Sheet 'RXFFE' has RXFFE Tap Weight Graph

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

Sheet 'RXFFEpre' has RXFFE pre Tap Weight Graph

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

Simulation condition of RXFFE pre-tap weight in Y axis

Simulation conditions of Y axis: PDFE0.7, PDFE0.85, PDFE1.0, FFE0.7, FFE0.85, CPDFE0.7, CPDFE0.85, MFFE0.7

Sheet 'TXFIR' has TXFIR Tap Weight Graph

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

Simulation conditions of Y axis: DFE0.7, DFE0.85, DFE1.0, PDFE0.7, PDFE0.85, PDFE1.0, FFE0.7, FFE0.85, CDFE0.7, CDFE0.85, CPDFE0.7, CPDFE0.85, CFFE0.7, MDFE0.85, MFFE0.7

Sheet 'FIR' has Convoluted FIR Tap Weight Graph

Convoluted FIR: effective FIR filter as convolution of TXFIR and RXFFE

- Convoluted FIR[-6] = TXFIR[-3] * RXFFE[-3]
- Convoluted FIR[-5] = TXFIR[-3] * RXFFE[-2] + TXFIR[-2] * RXFFE[-3]
- Convoluted FIR[-4] = TXFIR[-3] * RXFFE[-1] + TXFIR[-2] * RXFFE[-2] * TXFIR[-1] * RXFFE[-3]

and so on

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

Back up

IEEE P802.3ck 100Gb/s, 200Gb/s, and 400 Gb/s Electrical Interface Task Force

Detail COM Parameters (DFE0.7)

Table 93A-1 parameters				I/O control			Table 93A–3 parameters			
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units	
f_b	53.125	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 1.0404e-3 4.201e-4]		
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.325E-03	ns/mm	
Delta_f	0.01	GHz		RESULT_DIR	\results\100GEL_WG_{d	ate}\	package_Z_c	[87.5 87.5; 92.5 92.5; 100 100; 100 100]	Ohm (tdr sel)	
C_d	[1.1e-4 1.1e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical				
z_p select	2		[test cases to run]	Port Order	[1324]		Table 92–12 parameters			
z_p (TX)	[12 30; 1.8 1.8; 0 0 ; 0 0]	mm	[test cases]	RUNTAG	KR2_ev al1_		Parameter	Setting		
z_p (NEXT)	[12 30; 1.8 1.8; 0 0 ; 0 0]	mm	[test cases]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]		
z_p (FEXT)	[12 30; 1.8 1.8; 0 0 ; 0 0]	mm	[test cases]	(Operational		board_tl_tau	5.790E-03	ns/mm	
z_p (RX)	[12 30; 1.8 1.8; 0 0 ; 0 0]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	90	Ohm	
C_p	[0.8e-4 0.8e-4]	nF	[TX RX]	DER_0	1.00E-04		z_bp (TX)	115	mm	
C_v	[00]	nF	[TX RX]	T_r	6.16E-03	ns	z_bp (NEXT)	115	mm	
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (FEXT)	115	mm	
R_d	[50 50]	Ohm	[TX RX]				z_bp (RX)	115	mm	
A_v	0.41	V		TDR a	and ERL options					
A_fe	0.41	V		TDR	1	logical				
A_ne	0.6	V		ERL	1	logical				
L	4			ERL_ONLY	0	logical				
М	32			TR_TDR	0.01	ns				
filter and Eq			Ν	1000						
f_r	0.75	*fb		TDR_Butterworth	1	logical				
c(0)	0.6		min	beta_x	1.70E+09					
c(-1)	[-0.3:0.015:0]		[min:step:max]	rho_x	0.18					
c(-2)	[0:.015:0.105]		[min:step:max]	fixture delay time	0					
c(-3)	[-0.105:0.015:0]		[min:step:max]	Re	ceiver testing					
c(-4)	[0]		[min:step:max]	RX_CALIBRATION	0	logical				
c(1)	[-0.15:0.05:0]		[min:step:max]	Sigma BBN step	5.00E-03	V				
N_b	20	UI								
b_max(1)	0.7			1	loise, jitter					
b_max(2N_b)	0.2			sigma_RJ	0.01	UI				
g_DC	[-20:1:0]	dB	[min:step:max]	A_DD	0.02	UI				
f_z	21.25	GHz		eta_0	8.20E-09	V^2/GHz				
f_p1	21.25	GHz		SNR_TX	32.5	dB				
f_p2	53.125	GHz		R_LM	0.95					
g_DC_HP	[-6:1:0]		[min:step:max]							
f_HP_PZ	0.6640625	GHz								
ffe_pre_tap_len	0	UI								
ffe_post_tap_len	0	UI								
Include PCB	0	logical								

