

C2M VEC and EH

Richard Mellitz, Samtec

January 06, 2020

ToC

- ❑ Simulation with COM
- ❑ EH and VEC old vs new graphs
- ❑ Recommendation: Options



Simulation with COM

- ❑ Method: Compare difference between EH and VEC specification limits in d1.4 to EH and VEC computed with d1.4 window histogram.
 - Linear Interpolation
 - 99% confidence interval to account for package and channel design variations
 - The intent is to align with other simulation experiments
- ❑ Using 100+ C2M posted channels with crosstalk
- ❑ 2 set of simulations
 - *T_O = 0 , as in previous version of COM assumed for EH and VEC recommendations
 - T_O = +/- 50 mUI as in d1.4



*Suggestion to change T_O to T_h in COM spreadsheet

EH Interpolation



for histogram window (T_O) 0 mUI and +/- 50 mUI




Minimum EH using 99% interpolation confidence for histogram window (T_O) 0 mUI and +/- 50 mUI



VEC Interpolation for histogram window (T_O) 0 mUI and +/- 50 mUI



Maximum VEC using 99% interpolation confidence for histogram window (T_O) 0 mUI and +/- 50 mUI



Recommendation Choices

- ❑ Option 1 (linear trend fit)
 - Change EH at TP1a from 15 mV to 9.5 mV
 - Change VEC at TPa1 from 9 dB to 13 dB
- ❑ Option 2 (worst case linear trend fit, easier for host, harder for module)
 - Change EH at TP1a from 15 mV to 7.9 mV
 - Change VEC at TPa1 from 9 dB to 14 dB
- ❑ Option 3 (worst case linear trend fit, harder for host, easier for module)
 - Change EH at TP1a from 15 mV to 11 mV
 - Change VEC at TPa1 from 9 dB to 11.6 dB
- ❑ Option 4 something else

Backup data

- ❑ Channel file list
- ❑ COM configuration sheet

Channel files

R15 mellitz_3ck_01_0518_C2M--C2M__Z100_IL9_BC-BOR_N_N_N_THRU
R16 mellitz_3ck_01_0518_C2M--C2M__Z100_IL10_WC-BOR_H_L_H_THRU
R17 mellitz_3ck_01_0518_C2M--C2M__Z100_IL11p2_BC-BOR_N_N_N_THRU
R18 mellitz_3ck_01_0518_C2M--C2M__Z100_IL12_WC-BOR_H_L_H_THRU
R19 mellitz_3ck_01_0518_C2M--C2M__Z100_IL13_BC-BOR_N_N_N_THRU
R20 mellitz_3ck_01_0518_C2M--C2M__Z100_IL14_WC-BOR_H_L_H_THRU
R21 bottom normal--CFP2_S_C_bottom_normal_THRU
R22 bottom worst--CFP2_S_C_bottom_worst_THRU
R23 top normal--CFP2_S_C_top_normal_THRU
R24 top worst--CFP2_S_C_top_worst_THRU
R25 bottom normal--CFP8_S_C_bottom_normal_THRU
R26 bottom worst--CFP8_S_C_bottom_worst_THRU
R27 top normal--CFP8_S_C_top_normal_THRU
R28 top worst--CFP8_S_C_top_worst_THRU
R29 bottom normal--DSFP_S_C_bottom_normal_THRU
R30 bottom worst--DSFP_S_C_bottom_worst_THRU
R31 top normal--DSFP_S_C_top_normal_THRU
R32 top worst--DSFP_S_C_top_worst_THRU
R33 bottom normal--OSFP_S_C_bottom_normal_THRU
R34 bottom worst--OSFP_S_C_bottom_worst_THRU

R35 top normal--OSFP_S_C_top_normal_THRU
R36 top worst--OSFP_S_C_top_worst_THRU
R37 bottom normal--QSFP_S_C_bottom_normal_THRU
R38 bottom worst--QSFP_S_C_bottom_worst_THRU
R39 top normal--QSFP_S_C_top_normal_THRU
R40 top worst--QSFP_S_C_top_worst_THRU
R41 1_legacy top normal--QSPDD_S_C_legacy_top_normal_THRU
R42 2_additional top normal--QSPDD_S_C_additional_top_normal_THRU
R43 3_additional bottom normal--QSPDD_S_C_additional_bottom_normal_THRU
R44 4_legacy bottom normal--QSPDD_S_C_legacy_bottom_normal_THRU
R45 5_legacy top worst--QSPDD_S_C_legacy_top_worst_THRU
R46 6_additional top worst--QSPDD_S_C_additional_top_worst_THRU
R47 7_additional bottom worst--QSPDD_S_C_additional_bottom_worst_THRU
R48 8_legacy bottom worst--QSPDD_S_C_legacy_bottom_worst_THRU
R49 tracy_100GEL_02_0118--THRU_Host_Tx4_Mod_Tx4_OIF_Long_Barrel
R50 tracy_100GEL_02_0118--THRU_Host_Tx5_Mod_Tx5_OIF_Long_Barrel
R51 tracy_100GEL_02_0118--THRU_Host_Tx6_Mod_Tx6_OIF_Long_Barrel
R52 tracy_100GEL_02_0118--THRU_Host_Tx7_Mod_Tx7_OIF_Long_Barrel
R53 tracy_100GEL_02_0118--THRU_Host_Tx8_Mod_Tx8_OIF_Long_Barrel
R54 tracy_100GEL_02_0118--THRU_Host_Tx3_Mod_Tx3_OIF_Long_Barrel

Channel files, Cont'd 1

R55 tracy_100GEL_06_0118--THRU_Host_Rx3_Mod_Rx3_OIF_microvia
R56 tracy_100GEL_06_0118--THRU_Host_Rx4_Mod_Rx4_OIF_microvia
R57 tracy_100GEL_06_0118--THRU_Host_Rx5_Mod_Rx5_OIF_microvia
R58 tracy_100GEL_06_0118--THRU_Host_Rx6_Mod_Rx6_OIF_microvia
R59 tracy_100GEL_06_0118--THRU_Host_Rx7_Mod_Rx7_OIF_microvia
R60 tracy_100GEL_06_0118--THRU_Host_Rx8_Mod_Rx8_OIF_microvia
R61 Channel5a_Smaller_Pad_2inch_trace--Channel5_thru_small_pad_2inch
R62 Channel5b_Smaller_Pad_3inch_trace--Channel5_thru_small_pad_3inch
R63 Channel5c_Smaller_Pad_4inch_trace--Channel5_thru_small_pad_4inch
R64 Channel5d_Smaller_Pad_9inch_trace--Channel5_thru_small_pad_9inch
R65 C2M_channels_TP0a_93ohms_Intel--C2M_0p0in_95Ohms_thru1
R66 C2M_channels_TP0a_93ohms_Intel--C2M_0p1in_95Ohms_thru1
R67 C2M_channels_TP0a_93ohms_Intel--C2M_0p2in_95Ohms_thru1
R68 C2M_channels_TP0a_93ohms_Intel--C2M_0p3in_95Ohms_thru1
R69 C2M_channels_TP0a_93ohms_Intel--C2M_0p4in_95Ohms_thru1
R70 C2M_channels_TP0a_93ohms_Intel--C2M_0p5in_95Ohms_thru1
R71 C2M_channels_TP0a_93ohms_Intel--C2M_0p6in_95Ohms_thru1
R72 C2M_channels_TP0a_93ohms_Intel--C2M_0p7in_95Ohms_thru1
R73 C2M_channels_TP0a_93ohms_Intel--C2M_0p8in_95Ohms_thru1
R74 C2M_channels_TP0a_93ohms_Intel--C2M_0p9in_95Ohms_thru1

R75 C2M_channels_TP0a_93ohms_Intel--C2M_1p0in_95Ohms_thru1
R76 C2M_channels_TP0a_93ohms_Intel--C2M_1p1in_95Ohms_thru1
R77 C2M_channels_TP0a_93ohms_Intel--C2M_1p2in_95Ohms_thru1
R78 C2M_channels_TP0a_93ohms_Intel--C2M_1p3in_95Ohms_thru1
R79 C2M_channels_TP0a_93ohms_Intel--C2M_1p4in_95Ohms_thru1
R80 C2M_channels_TP0a_93ohms_Intel--C2M_1p5in_95Ohms_thru1
R81 C2M_channels_TP0a_93ohms_Intel--C2M_1p6in_95Ohms_thru1
R82 C2M_channels_TP0a_93ohms_Intel--C2M_1p7in_95Ohms_thru1
R83 C2M_channels_TP0a_93ohms_Intel--C2M_1p8in_95Ohms_thru1
R84 C2M_channels_TP0a_93ohms_Intel--C2M_1p9in_95Ohms_thru1
R85 C2M_channels_TP0a_93ohms_Intel--C2M_2p0in_95Ohms_thru1
R86 C2M_channels_TP0a_93ohms_Intel--C2M_2p1in_95Ohms_thru1
R87 C2M_channels_TP0a_93ohms_Intel--C2M_2p2in_95Ohms_thru1
R88 C2M_channels_TP0a_93ohms_Intel--C2M_2p3in_95Ohms_thru1
R89 C2M_channels_TP0a_93ohms_Intel--C2M_2p4in_95Ohms_thru1
R90 C2M_channels_TP0a_93ohms_Intel--C2M_2p5in_95Ohms_thru1
R91 C2M_channels_TP0a_93ohms_Intel--C2M_2p6in_95Ohms_thru1
R92 C2M_channels_TP0a_93ohms_Intel--C2M_2p7in_95Ohms_thru1
R93 C2M_channels_TP0a_93ohms_Intel--C2M_2p8in_95Ohms_thru1
R94 C2M_channels_TP0a_93ohms_Intel--C2M_2p9in_95Ohms_thru1

Channel files, Cont'd 2

- ❑ R94 C2M_channels_TP0a_93ohms_Intel--C2M_2p9in_95Ohms_thru1
- ❑ R95 C2M_channels_TP0a_93ohms_Intel--C2M_3p0in_95Ohms_thru1
- ❑ R96 C2M_channels_TP0a_93ohms_Intel--C2M_3p1in_95Ohms_thru1
- ❑ R97 C2M_channels_TP0a_93ohms_Intel--C2M_3p2in_95Ohms_thru1
- ❑ R98 C2M_channels_TP0a_93ohms_Intel--C2M_3p3in_95Ohms_thru1
- ❑ R99 C2M_channels_TP0a_93ohms_Intel--C2M_3p4in_95Ohms_thru1
- ❑ R100 C2M_channels_TP0a_93ohms_Intel--C2M_3p5in_95Ohms_thru1
- ❑ R101 C2M_channels_TP0a_93ohms_Intel--C2M_3p6in_95Ohms_thru1
- ❑ R102 C2M_channels_TP0a_93ohms_Intel--C2M_3p7in_95Ohms_thru1
- ❑ R103 C2M_channels_TP0a_93ohms_Intel--C2M_3p8in_95Ohms_thru1
- ❑ R104 C2M_channels_TP0a_93ohms_Intel--C2M_3p9in_95Ohms_thru1
- ❑ R105 C2M_channels_TP0a_93ohms_Intel--C2M_4p0in_95Ohms_thru1

COM 3.1 table for C2M

Parameter	Setting	Units	Information		DIAGNOSTICS	1	logical	Parameter	Setting	Units
f_b	53.125	GBd			DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
f_min	0.05	GHz			CSV_REPORT	1	logical	package_tl_tau	6.141E-03	ns/mm
Delta_f	0.01	GHz			RESULT_DIR	.\results\100GEL_C2M_host_{date}		package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm
C_d	[1.2e-4 0]	nF	[TX RX]		SAVE_FIGURES	0	logical	ICN & FOM_ILD parameters		
L_s	[0.12 0]	nH	[TX RX]		Port Order	[1 3 2 4]		f_v	0.594	*Fb
C_b	[0.3e-4 0]	nF	[TX RX]		RUNTAG	C2M_eval_		f_f	0.594	GHz f_r specified in first column
z_p select	[1 2]		[test cases to run]		COM_CONTRIBUTION	0	logical	f_n	0.594	GHz
z_p (TX)	[15 30; 1.8 1.8]	mm	[test cases]		Local Search	2		f_2	40	GHz
z_p (NEXT)	[0 0 ; 0 0]	mm	[test cases]		Operational			A_ft	0.600	V
z_p (FEXT)	[15 30; 1.8 1.8]	mm	[test cases]		VEC Pass threshold	9	db	A_nt	0.600	V
z_p (RX)	[0 0 ; 0 0]	mm	[test cases]		EH_min	15	mV			
C_p	[0.87e-4 0]	nF	[TX RX]		ERL Pass threshold	7.3	dB			
R_0	50	Ohm			DER_0	0.00001				
R_d	[50 50]	Ohm	[TX RX]		T_r	0.0075	ns			
A_v	0.415	V	vp/vf=.694		FORCE_TR	1	5			
A_fe	0.415	V	vp/vf=.694		PMD_type	C2M				
A_ne	0.608	V			BREAD_CRUMBS	0	logical			
L	4				SAVE_CONFIG2MAT	1	logical			
M	32	Samp/UI			PLOT_CM	1	logical			
samples_for_C2M	100	Samp/UI			TDR and ERL options					
T_O	50	mUI			TDR	1	logical			
AC_CM_RMS	0	V	[test cases]	[0.0235 0.0256]	ERL	1	logical			
filter and Eq					ERL_ONLY	0	logical			
f_r	0.75	*fb			TR_TDR	0.01	ns			
c(0)	0.54		min		N	800		new		
c(-1)	[-0.2:0.02:0]		[min:step:max]		beta_x	0		updated for D1.4		
c(-2)	[0:0.02:0.1]		[min:step:max]		rho_x	0.618				
c(-3)	[0]		[min:step:max]		fixture delay time	[0 0.2e-9]	[port1 port2]			
c(1)	[-0.1:0.02:0]		[min:step:max]		TDR_W_TXPKG	1				
N_b	4	UI			N_bx	0	UI			
b_max(1)	0.4		As/dffe1		Tukey_Window	1				
b_max(2..N_b)	[0.15 0.15 0.1]		As/dfe2..N_b		Receiver testing					
b_min(1)	0.1		As/dffe1		RX_CALIBRATION	0	logical			
b_min(2..N_b)	[-0.15 - 0.15 - 0.05]		As/dfe2..N_b		Sigma BBN step	5.00E-03	V			
g_DC	[-13:1:-0]	dB	[min:step:max]		Noise, jitter					
f_z	12.58	GHz			sigma_RJ	0.01	UI			
f_p1	20	GHz			A_DD	0.02	UI			
f_p2	28	GHz			eta_0	4.10E-08	V^2/GHz			
g_DC_HP	[-3:0.5:0]		[min:step:max]		SNR_TX	32.5	dB			
f_HP_PZ	1.328125	GHz			R_LM	0.95				
G_Qual	[-2 -9 ; -2 -12; -4 -12; -6 -13]	dB	ranges							
G2_Qual	[0 -1 -2 -3]	dB	ranges							