Discussion on TBDs in Annex 120G

Mau-Lin Wu, Tobey P.-R. Li MediaTek

For IEEE 802.3ck Ad-Hoc



P802.3ck

Supporters



Outlines

- Background
- Target Transition Time Analysis
- Summary Table of C2M Test Specifications Including C2M 50GAUI-1 & 100GAUI-1



Background

- There are still a lot of TBDs in Annex 120G
 - It requires to fill in those TBDs for technical completeness before D2.0
- Target transition time of Host/Module input stress test
 - Give some directions from experiments on IEEE C2M channels
- Collect specifications of C2M 50GAUI-1 & 100GAUI-1 (in D1.4) & compare
- Purpose: facilitate the discussion & consensus



Channel and Analysis

- Channel (crosstalk included)
 - TP1a analysis for total <u>nineteen IEEE C2M host-to-module channels</u>
 - Sweep host package trace length, z_p1(TX)
 - z_p1(TX) = [5:0.5:10 11:1:20 22:2:36]
 - Total 19 * 29 = 551 CH+PKG test cases
- COM parameter settings [details in appendix]
 - COM 3.1
 - TP1a: TX Device/PKG + H2M Channels
 - Set 'zero' to related RX PKG & on-die settings
- Analysis
 - Take TP0 to TP1a through channel
 - Good channel only with VEC <= 12 dB & VEO >= 8 mV
 - Calculate 20% ~ 80% transition time (rising & falling times) at TP1a
 - By optimized TX FIR settings
 - Based on 802.3ck D1p4 & Annex 120E



P802.3ck

Simulation Results & Target Transition Time

- Show ONLY passed channels here
- Transition time strongly depends on bump-toball TP1a insertion loss
- The purpose of 'target transition time' spec is to reflect the "real" transition time it may be under input stressed test
 - Taking the average of the transition time of "good" passed channels as "target"
- Due to their different channel IL ranges, short and long channels split into two groups
 - Mean of "short channel" = 16.8 ps
 - Mean of "long channel" = 21.2 ps
- Proposal: adopt 19 ps for target transition time in 120G.3.3.2.1





C2M Test Specs Summary – (Exc. ERL) 50GAUI-1 & 100GAUI-1 (1/2)

		Diff. p2p outpu max.)	t voltage (mV,	Slew time (target) or Trai	nsition time (min.)	
		50GAUI-1	100GAUI-1	50GAUI-1	100GAUI-1	
Host output	Spec @ TP1a (max. volt.)	880	870	10 ps	7.5 ps (min.)	
	Xtalk cal. @ TP4 (target)	900	TBD → 900	12 ps (+/- 0.27 V)	TBD ps (+/- TBD V). → ? ps (+/- 0.27 V)	
Module	Spec @ TP4 (max. volt.)	900	900	9.5 ps	7.5 ps (min.)	
output	Xtalk cal. @ TP1a (target)	880	TBD → 870	19 ps	TBD ps- → 19 ps (20% ~ 80%)	
Host input	In Spec @ TP4a	-	-	-	-	
	Sig. cal. @ TP4 (min.)	900	900	-	-	
	Xtalk cal. @ TP1a (target)	880	TBD → 870	19 ps (20% ~ 80%)	TBD ps → 19 ps (20% ~ 80%)	
Module	In Spec @ TP1	-	-	10.5 ps (20% ~ 80%)	9 ps (20% ~ 80%) (min.)	
input	Sig. cal. @ TP1a (min.)	900	900	-	-	
	Xtalk cal. @ TP4 (target)	900 TBD → 900		12 ps (+/- 0.27 V)	TBD ps (+/- TBD V)- → ? ps (+/- 0.27 V)	

PS: The values in RED are the proposed values.



C2M Test Specs Summary – (Exc. ERL) 50GAUI-1 & 100GAUI-1 (2/2)

		EH (min)		VEC (max)			
		50GAUI-1	100GAUI-1	50GAUI-1	100GAUI-1		
Host out	Out Spec @ TP1a	32 mV	<u>15 mV</u> -→ 8 mV *2	12 dB	<u>9-dB</u> -→ 12 dB *2		
Module out	Out Spec @ TP4	Near-end: 70 mV Far-end: 30 mV	<u>24 mV</u> → ?? mV *3	-	<u>7.5 dB</u> -→ ?? dB ^{*3}		
Host in	Sig. cal. @ TP4	Near-end: - Far-end: 30 mV	<u>24 mV</u> -→ ?? mV *3	-	<u>7.5 dB</u> -→ ?? dB ^{*3}		
Module in	Sig. cal. @ TP1a	32 mV	<u>15-mV</u> -→ 8 mV *2	12 dB	9.0 ~ 9.5 dB ^{*1} → 12 ~ 12.5 dB ^{*2}		

PS: The values in RED are the proposed values.

<u>1*</u> This spec had been proposed by Mike Dudek by #10062 against D1.1 & adopted in D1.2. Due to VEC at TP1a is more critical for end to end performance than just the eye opening. Add VEC (max) & VEC (min) in the table.

2* The detailed analysis can be found in wu_3ck_01_0121.pdf

3* We may apply the similar analysis to derive the EH & VEC for module output & host input



P802.3ck

Summary

• Propose to adopt slides 7 & 8 to modify 120G



Thank You



C2M Host-to-Module Channels for Analysis

Short Channel Long Channel

	Contribution	Zip files	Channel	SxP Files	Fitted ba	ll2bal
C lii li a 0	lim_3ck_01a_0319	lim_3ck_01_0319_c2m.zip	Tx7_L10 Tx7_L23 Tx3_L10 Tx3_L23 Tx7_Asic Tx3_Asic	112G_16dB_(QSFPDD+module card)_TX7_L10 112G_16dB_(QSFPDD+module card)_TX7_L23 112G_16dB_(QSFPDD+module card)_TX3_L10 112G_16dB_(QSFPDD+module card)_TX3_L23 112G_16dB_(QSFPDD+module card)_TX7_Asic 112G_16dB_(QSFPDD+module card)_TX3_Asic		\wedge
	lim_3ck_adhoc_01_	073119 lim_3ck_adhoc_02_073119.zip	Ch5a_2" Ch5b_3" Ch5c_4" Ch5d 9"	Channel5a_Smaller_Pad_2inch_trace Channel5b_Smaller_Pad_3inch_trace Channel5c_Smaller_Pad_4inch_trace Channel5d Smaller Pad 9inch trace	7 5 5 Ch	annels
	akinwala 3ck adhoc	akinwale_3ck_C2M_channels_TP 0a_100ohms_08222019.zip	2"100Ohm 3"100Ohm 4"100Ohm 2"85Ohm	C2M_2p0in_100Ohm_thru1.s4p C2M_3p0in_100Ohm_thru1.s4p C2M_4p0in_100Ohm_thru1.s4p C2M_2p0in_85Ohm_thru1.s4p		
	01a_08282019	akinwale_3ck_C2M_channels_TP 0a_85ohms_08222019.zip	3''850hm 4''850hm 2''930hm	C2M_3p0in_85Ohm_thru1.s4p C2M_4p0in_85Ohm_thru1.s4p C2M_2p0in_93Ohm_thru1.s4p		
		0a_93Ohms_08222019.zip	3''930hm 4''930hm	C2M_3p0in_93Ohm_thru1.s4p C2M_4p0in_93Ohm_thru1.s4p		





COM Settings – TP1a

Table 93A-1 parameters				I/O control			Table 93A–3 parameters			Floating Tap Control				
Parameter	Setting	Units	Information		DIAGNOSTICS	1	logical	Parameter	Setting	Units	N_bg	0	012 or 3 groups	
E.b	53.125	GBd			DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]		N_bf	3	taps per group	
f_min	0.05	GHz			CSV_REPORT	0	logical	package_tl_tau	6.141E-03	ns/mm	N_F	40	span for floating ta	ps
Delta_f	0.01	GHz			RESULT_DIR	.tresults\100GEL_	C2M_host_idat	te package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm	bmaxg	0.2	FE value for floatin	ng taps
C_d	[1.2e-4 0]	nF	[TX BX]		SAVE_FIGURES	0	logical		ICN & FOM_ILD parameter	ers				
L_S	[0.12 0]	nH	[TX BX]		Port Order	[1324]		t y	0.594	*Fb	for TP4>	[1.2e-4 0]	nF	[TX BX]
C_b	[0.3e-4 0]	nF	[TX BX]		RUNTAG	C2M_eval_		EF .	0.594	GHz f_r specified in first column		[0.12 0]	nH	[TX BX]
z_p select	[12]		[test cases to run] 1	COM_CONTRIBUTIO	0	logical	£n	0.594	GHz		[0.3e-4 0]	nF	[TX BX]
z_p(TX)	[12 16; 1.8 1.8]	mm	[test cases]		Local Search	2		F_2	40	GHz		[123]		[test cases to run]
z_p (NEXT)	[00;00]	mm	[test cases]		0	perational		A_ft	0.600	v		[278]	mm	[test cases]
z_p (FEXT)	[12 16; 1.8 1.8]	mm	[test cases]		VEC Pass threshold	9	db	A_ot	0.600	v		[000]	mm	[test cases]
z_p (BX)	[00;00]	mm	[test cases]		EH_min	15	m٧					[278]	mm	[test cases]
C_p	[0.87e-4 0]	nF	[TX BX]		ERL Pass threshold	7.3	dB					[000]	mm	[test cases]
R_0	50	Ohm	1. A		DER_0	0.00001						[0 0.87e-4]	nF	[TX BX]
R_d	[50 50]	Ohm	[TX BX]		T_r	0.0075	ns							
A_V	0.415	V	vp/vf=.694		FORCE_TR	1	5				т	able 92–12 parameters		
A_fe	0.415	V	vp/vf=.694		PMD_type	C2M					Parameter	Setting		
A_ne	0.608	٧			BREAD_CRUMBS	0	logical				board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	J	
L	4				SAVE_CONFIG2MAT	1	logical				board_tl_tau	0.00579	ns/mm	
м	32	Samp/U	1		PLOT_CM	0	logical				board_Z_c	100	Ohm	
samples_for_C2M	samples_for_C2M 100 Samp/UI			TDR and ERL options					z_bp(TX)	407	mm			
T_0	50	mUl			TDR	1	logical				z_bp (NEXT)	407	mm	
AC_CM_RMS	0	V	[test cases]	[0.0235 0.0256]	ERL	1	logical				z_bp (FEXT)	407	mm	
	filter and Eq				ERL_ONLY	0	logical				z_bp (RX)	407	mm	
Er	0.75	۴b			TR_TDR	0.01	ns				C_0	0	nF	
c(0)	0.54		min		N	800		new			C_1	0	nF	
c(-1)	[-0.2:0.02:0]		[min:step:max]		beta_x	0		upodated for D1.4			Include PCB	0	logical	
c(-2)	[0:0.02:0.1]		[min:step:max]		rho_s	0.618								
c(-3)	[0]		[min:step:max]		ficture de lay time	[0 0.2e-9]	[port1 port2]							
c(1)	[-0.1:0.02:0]		[min:step:max]		TDR_V_TXPKG	1								
N_b	4	U			N_bx	0	UI							
b_max(1)	0.4	_	As/dffe1		Tukey_Window	1								
b_max(2N_b)	[0.15 0.10 0.1]		As/dfe2N_b		Rec	eiver testing								
b_min(1)	0.1		As/dffe1		RX_CALIBRATION	0	logical							
b_min(2N_b)	[-0.15 - 0.05 - 0.05]		As/dfe2N_b		Sigma BBN step	5.00E-03	¥							
_DC	[-13:1:-0]	dB	[min:step:max]		N	loise, jitter								
f_z	12.58	GHz			sigma_RJ	0.01	UI							
E_p1	20	GHz			A_DD	0.02	UI							
f_p2	28	GHz			eta_0	4.10E-08	V^2/GHz							
g_DC_HP	[-3:0.5:0]		[min:step:max]		SNR_TX	32.5	dB							
EHP_PZ	1.328125	GHz			R_LM	0.95								
G_Qual	[-2-9 ;-2-12; -4-12;-6-13]	dB	ranges											
G2_Qual	[0-1-2-3]	dB	ranges											

