## **TBDs Associated with MTF**

MTF ERL MTF FOMILD

#### **Amphenol Corporation**

#### January 12, 2021

## MTF ERL From D1p3 Discussion



- Contribution during the D1p3 review cycle showed 83 samples of MTF data that were collected using IL compliant fixtures
- Data points on the right side of the plots are QSFP-DD800, prior to the implementation of the recent MSA changes
- MTF ERL proposed limit of 8dB was not adopted

https://www.ieee802.org/3/ck/public/20\_10/kocsis\_3ck\_02a\_1020.pdf

## MTF ERL Defining the Test Requirement

- MTF specification includes the RF connector (up to the reference plane)
- Setting T<sub>fx</sub>=0 is consistent with the D1p4 definition of MTF test points
- The goal with MTF ERL was to replace the RL mask with a more useful metric for users of test fixtures



NOTE-2.3 dB MCB PCB IL includes the RF connector (up to the RF connector reference plane). The MCB via allowance is 0.2 dB.

#### Table 162B-1-Mated test fixture ERL parameter values

Parameter	Symbol	Value	Units
Transition time associated with a pulse	Tr	0.01	ns
Incremental available signal loss factor	β <sub>x</sub>	0	GHz
Permitted reflection from a transmission line external to the device under test	ρ <sub>x</sub>	0.618	_
Length of the reflection signal	N	400	UI
Equalizer length associated with reflection signal	N <sub>bx</sub>	0	UI
Time-gated propagation delay	T <sub>fx</sub>	0	ns
Tukey window flag	tw	1	—

## MTF ERL SMA Launch Quality







- Setting N=10 isolates the SMA launch in the ERL calculation
- The "poor quality" data points due to the SMA launch become more easily observable

## MTF ERL Component Impact





- Changing the values of N and T<sub>fx</sub> allow for clearer observations of individual components impact on ERL
- Difficult to define one combination of N and T<sub>fx</sub> subsets that works for <u>all</u> test fixture implementations and equally applies to <u>all</u> MDIs
  - One ERL calculation is more straightforward and probably just as efficient
- The interaction of the components cannot be perfect and cascading simulated PCB traces to any MDI model will result in very impractical ERL expectations

## MTF ERL Updated QSFP-DD800 Data



- 40 new data points collected using are QSFP-DD800, with fixtures that implement the latest MSA changes
- All data points meet previous proposal of 8dB for MTF ERL and would also meet a 9dB requirement
  - [9.8dB, 14.7dB]



## MTF RL Mask Compared to Normative ERL Requirement



- As the ERL requirement moves away from 8dB the informative RL mask (Section 162B.1.3.3) becomes less helpful to users
- Recommend to remove the RL mask for D1p5 release

## Method for Setting MTF Limits Options used in during this Task Force

- Use published C2M channels as a baseline for MTF performance requirements
- Use connector simulation models and COM models to replicate the expected channel performance
- Use stress test results to determine acceptable performance for MTF measurements



Chip to module block diagram for TP1a performance



Amphenol

https://www.ieee802.org/3/ck/public/20\_10/diminico\_3ck\_03a\_1020.pdf https://www.ieee802.org/3/ck/public/20\_01/dudek\_3ck\_01\_0120.pdf https://www.ieee802.org/3/ck/public/20\_10/calvin\_3ck\_02a\_1020.pdf

## Method for Setting MTF Limits Scope of Concept



- Observe the FOM\_ILD with:
  - MTF measurement using IL compliant MCB/HCB fixtures
  - MTF IL ~6.6dB
  - MTF ICN (MDNEXT) ~1.5mV (worst-case, using posted data)
  - MTF ICN (MDFEXT) ~4.2mV (worst-case, using posted data)

https://www.ieee802.org/3/ck/public/tools/cucable/kocsis\_3ck\_02\_0719\_MTFosfp.zip

#### Method for Setting MTF Limits Additional Notes

- VEC chosen to define the pass/fail threshold as it presents a challenge for shorter channels
  - COM, SNR\_ISI, other metrics could be useful too
- From posted Lim channels, VEC does not increase significantly as IL increases towards 16dB (slightly improves)
  - COM, SNR\_ISI would change significantly as loss increases
- Choose VEC <7.5dB as a threshold for FOM\_ILD</p>
- The method in this contribution:
  - Provides margin needed for practical stressed input measurements
  - Does not take advantage of any new VEC/EH techniques proposed since D1p4 release



## MTF FOMILD Requirement Replacing the TBD



- Adding maximum crosstalk to the MTF results in ~ +0.5dB VEC
- VEC and FOMILD are well correlated and VEC<7.5dB results in and FOMILD<0.187dB</li>
- Recommend setting the MTF FOMILD requirement to 0.18dB for D1p5 release
  - Can be adjusted in future drafts if VEC requirements change or more MTF data becomes available

## MTF ERL and FOMILD Are they tracking? Are they redundant?



- MTF ERL and FOMILD are not as well correlated, suggesting the ERL calculation is not consistent with the FOMILD fitting function or rise time
- The correlation improves as the rise time slows, but to what goal?
  - It may be possible to remove FOMILD and rely on the MTF ERL and IL mask

#### **COM Configuration (2.95)** C2M, modified ERL options per Table 162B-1

Table 93A-1 parameters				I/O control		Table 93A-3 parameters			
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units
£ь	53.125	GBd		DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a	[0 0.0009909 0.0002772]	
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.141E-03	nsimm
Delta_f	0.01	GHz		RESULT_DIR	.tresultst100GEL_	C2M_host_{	d: package_Z_c	[87.587.5;92.592.5]	Ohm
C_d	[1.2e-4 0]	nF	[TX BX]	SAVE_FIGURES	0	logical		ICN parameters (v2.73+)	
L_s	[0.12.0]	nH	[TX BX]	Port Order	[1324]		f_f	0.594	GHz f_r specified in first column
С_Ь	[0.3e-40]	nF	[TX RX]	RUNTAG	C2M_evaL		f_n	0.594	GHz
z_p select	[12]		[test cases to run]	COM_CONTRIBUTIO	0	logical	f_2	40	GHz
z_p(TX)	[15 30; 1.8 1.8 ]	mm	[test cases]	Local Search	2		A_ft	0.6	V
z_p (NEXT)	[00;00]	mm	[test cases]	0	perational		A_nt	A_nt 0.6 V	
z_p(FEXT)	[15 30; 1.8 1.8 ]	mm	[test cases]	VEC Pass threshold	9	db			
z_p(RX)	[00;00]	mm	[test cases]	EH_min	15	mV		Table 92–12 parameters	
C_p	[0.87e-40]	nF	[TX BX]	ERL Pass threshold	7	dB	Parameter	Setting	
R_0	50	Ohm		DER_0	0.00001		board_tl_gamma0_a1_a203.8206e-04 9.5909e-05]		
R_d	[50 50]	Ohm	[TX RX]	T_r	0.0075	ns	board_tl_tau	0.00579	nsimm
A_v	0.415	V	vp/vf=.694	FORCE_TR	1	logical	board_Z_c	100	Ohm
A_fe	0.415	V	vp/vf=.694	PMD_type	C2M		z_bp(TX)	407	mm
A_ne	0.608	V		BREAD_CRUMBS	1	logical	z_bp (NEXT)	407	mm
L	4			SAVE_CONFIG2MAT	1	logical	z_bp (FEXT)	407	mm
М	32			TDR ar	nd ERL options		z_bp(RX)	407	mm
filter and Eq			TDR	1	logical	C_0	0	nF	
£r	0.75	°fb		ERL	1	logical	C_1	0	nF
c(0)	0.54		min	ERL_ONLY	0	logical	Include PCB	0	logical
c(-1)	[-0.2:0.02:0]		[min:step:max]	TR_TDR	0.01	ns			
c(-2)	[0:0.02:0.1]		[min:step:max]	N	400				
c(-3)	[0]		[min:step:max]	beta_x	0				
c(1)	[-0.1:0.02:0]		[min:step:max]	rho_x	0.618				
N_B	4	UI		fixture delay time	[00]	[port1 port2]			
b_max(1)	0.4		As/dffe1	TDR_W_TXPKG	0				
b_max(2N_b)	[0.15 0.15 0.1]		As/dfe2N_b	N_bx	0	UI			
b_min(1)	0.1		As/dffe1	Tukey_Window	1				
b_min(2N_b)	[-0.15-0.15-0.05]		As/dfe2N_b	Receiver testing					
<u>DC</u>	[-13:1:-0]	dB	[min:step:max]	RX_CALIBRATION	0	logical			
f_z	12.58	GHz		Sigma BBN step	5.00E-03	V			
£_p1	20	GHz		N	oise, jitter				
f_p2	28	GHz		sigma_RJ	0.01	UI			
_DC_HP	[-3:0.5:0]		[min:step:max]	A_DD	0.02	UI			
f_HP_PZ	1.328125	GHz		eta_0	0.000000041	V°2/GHz			
G_Qual	[-2 -9 ;-2 -12; -4 -12;-6 -13]	dB	ranges	SNR_TX	32.5	dB			
G2_Qual	[0 -1 -2 -3 ]	dB	ranges	R_LM	0.95				