

# Package to Board Linkage capacitance - Cp/

David Katz Liav Ben-Artsi

IEEE802.3CK ad-hoc telephonic meeting Date: January 2021



- 1. Package imperfections and inclusion in the reference model
- 2. Package to board linkage "Ball area" capacitance
- 3. Cp TDR Results
- 4. Summary

Package imperfections and inclusion in the reference model

- Loss Included, may fall short of max, or long of min loss
- Length Two reference lengths may fall short of max, or long of min<sup>r</sup> length, may not introduce worst re-reflections given specific interconnects
- Bump area discontinuity model included to represent silicon "T-Coil" and bump discontinuity
- Trace + PTH impedances Models are included to represent impedances of the trace and the PTH with delay relative length – Manufacturing tolerances are not represented and package vias were optimized to bring best COM result, one PTH location close to the ball
- Package cross lane Far-end/Near-end Crosstalk Not included
- Ball-area discontinuity Next Slide

### Package to board linkage "Ball area" capacitance

- Device package including 100Gbps lanes vary in size and type
  - Various types and sizes can have different ball-area characteristic impedance discontinuity.
    - Implementation requirements vary, mechanical requirements vary, manufacturing tolerance vary
- Package to board linkage capacitance is used to emulate reference package ball area discontinuity and is called Cp
  - A more complicated model was avoided thanks to ball-area dimensions relative to wavelength. For better accuracy can increase complexity – no need
  - Correlation to extractions (No board pad coax port on ball) was provided in <a href="https://www.ieee802.org/3/ck/public/19\_01/benartsi\_3ck\_01\_0119.pdf">https://www.ieee802.org/3/ck/public/19\_01/benartsi\_3ck\_01\_0119.pdf</a>
- The usage of Cp is in the time domain in COM and TP0v simulations
  - Discontinuity in time domain is best estimated by time domain reflectometry

#### Cp TDR using COM rise-time (7.5psec) 92.5Ω 87.5Ω PTH **Trace Impedance** 1.8mm 31mm length delay 87fF 1 60fF No Silicon bump model 7.5pSec 90-VX:1.52n Y:89.6 • Ball area impedance falls to $-85\Omega$ when using 87fF X:1.52n Y:85. • Ball area impedance is $\sim 90\Omega$ when using 60fF 1.4n 1.5n 1.6n 5

# Summary

- The reference package model does not incorporate multiple manufacturing related and design related items – 3dB COM
- Loss and reflections are a major contributor to the reference package model imperfections
- The reference package model is used for simulation in the timedomain, thus one should look at its effect in time domain reflectometry
- It was demonstrated that 87fF introduce a reasonable discontinuity not best case, for sure not worst case

# Thank you!