M A R V E L L[®]


The effect of host trace length on100G chip to module performance

Mike Dudek Tao Hu 6/26/2019

Introduction

- This presentation explores the effect of host trace length on the performance of the chip to module link to the Tx test point TP1a
- The effects of different die models, package lengths, some host impairments and connector crosstalk is also included.
- No conclusions are made as to what should be included in the baseline proposal as further investigations are still needed.

Chip to module block diagram for COM



4-tap DFE RX

TP1a


MARVELL®

COM PCB and package loss information


- PCB loss at 26.56GHz: ~0.04dB/mm, ~1dB/in. (58mm is equivalent to the 2.3dB MCB loss being proposed in the cable small group).
- Package loss at 26.56GHz: 0.1dB/mm
- Insertion loss plotted in this report includes host, module and connector, but not package.

Effect of channel length, and connector lane

Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host



Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host




Conclusions.

- Longer host traces (higher loss) degrade VEO but significantly improve COM and VEC.
- This implies that the COM performance is dominated by reflections.
- For short traces the exact length of the host trace matters, but the good lengths vary depending on the connector lane making it necessary to assume worst length.
- With the 4 tap DFE even with no additional impairments the COM for short traces is marginal. Impairments that will occur in a real chip to module link are listed below. Some of these and some potential improvements are investigated in the following slides.
 - Effect of package length
 - Effect of connector crosstalk
 - Effect of vias and impedance discontinuities in the host traces
 - Effect of better die model
 - Effect of other equalizers
 - Effect of having additional reflections in a real module rather than the perfect HCB.
 - Effect of having a real connector on the output of the HCB.


Effect of package length

Cd 0.11pF Ls 0pH Cb 0pF 100ohm host



Longer package trace (more loss) is better for COM and VEC although slightly worse for VEO

Cd 0.11pF Ls 0pH Cb 0pF 100ohm host




The "good" host trace lengths are different for different package lengths.

Effect of crosstalk


Performance was simulated just at some host lengths with connector crosstalk added

100ohm host impedance





Crosstalk is not a significant degradation for this connector with these trace lengths.


100ohm host impedance




Effect of die model










Conclusions on die model.


 The new die model including the inductor provides significant improvement for the shorter package trace even over changing C_d to 90pF. This is not apparent for the longer package trace.

Effect of equalization


Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host




Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host



Cd 0.11pF Ls 0pH Cb 0pF 30mm pkg 100ohm host



Cd 0.11pF Ls 0pH Cb 0pF 30mm pkg 100ohm host




Conclusions on Equalization.


- Using the 5 tap FFE instead of the 4 tap DFE does not make a lot of difference to COM and VEC for the 30mm package but significantly degrades the performance with the 15mm package.
- Using the 5 tap FFE instead of the 4 tap DFE always degrades VEO.

Effect of host trace impedance


Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg




Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg



Cd 0.11pF Ls 0pH Cb 0pF 30mm pkg -contd




Cd 0.11pF Ls 0pH Cb 0pF 30mm pkg




Back-up

Effect of channel length, and connector lane on 30mm package

Cd 0.11pF Ls 0pH Cb 0pF 30mm pkg 100ohm host -contd



Cd 0.11pF Ls 0pH Cb 0pF 30mm pkg 100ohm host



COM spreadsheet for 4-tap DFE RX

	Table 93A-1 parameters				I/O control			Table 93A–3 parameters		1
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units	
f_b	53.125	GBd		DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]		1
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm	1
 Delta_f	0.01	GHz		RESULT_DIR	results\100GEL_WG_{		package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm	
Cd	[1.2e-4 0]	nF	[TX RX]	SAVE FIGURES	0	logical				
Ls	[0.12, 0]	nH	[TX RX]	Port Order	[1324]			Table 92–12 parameters		
Сь	[0.3e-4 0]	nF	[TX RX]	RUNTAG	C2M_1218		Parameter	Setting		
z_p select	[1]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]		
z_p (TX)	[15 15; 1.8 1.8]	mm	[test cases]		Operational		board_tl_tau	5.790E-03	ns/mm	-
z_p (NEXT)	[00; 00]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	[100 100]	Ohm	TX RX
z_p (FEXT)	[15 15; 1.8 1.8]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp (TX)	7	mm	
z_p (RX)	[00; 00]	mm	[test cases]	DER_0	1.00E-05		z_bp (NEXT)	0	mm	-
C_p	[0.87e-4 0]	nF	[TX RX]	T r	6.16E-03	ns	z_bp (FEXT)	0	mm	
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX)	7	mm	
R d	[50 50]	Ohm	[TX RX]	TORCE_IN	-	logical	2_00 (6A)	,		_
A_v	0.415	V	[10 bo]	TDE	and ERL options					
A_fe	0.415	v		TDR	0	logical				
A_ne	0.6	v		ERL	ů ř	logical				
L	4			ERL_ONLY	0	logical				
M	32			TR_TDR	0.01	ns				
IVI	filter and Eq			N N	300	115				
fr	0.75	*fb		TDR_Butterworth	1	logical				
c(0)	0.6	10	min	beta x	1.70E+09	logical				
	[-0.3:0.02:0]	_		rho_x	0.3					
c(-1)	[0:.02:0.1]		[min:step:max]		0.5					
c(-2)			[min:step:max]	fixture delay time	_					
c(1)	[-0.1:0.05:0]		[min:step:max]		eceiver testing	l a start				
N_b	4	UI		RX_CALIBRATION	0	logical				
b_max(1)	0.5	_		Sigma BBN step	5.00E-03	V				
b_max(2N_b)	0.2									
g_DC	[-14:1:-3]	dB	[min:step:max]		Noise, jitter					
f_z	12.58	GHz		sigma_RJ	0.01	UI				
f_p1	20	GHz		A_DD	0.02	UI				
f_p2	28	GHz		eta_0	8.20E-09	V^2/GHz				
g_DC_HP	[-3:1:0]		[min:step:max]	SNR_TX	33	dB				
f_HP_PZ	1.328125	GHz		R_LM	0.95					
ffe_pre_tap_len	0	UI								
ffe_post_tap_len	0	UI		TDR_W_TXPKG	1					
Include PCB	1	logical								
ffe_tap_step_size	0									
ffe_main_cursor_min	0.7									
ffe_pre_tap1_max	0.3									
ffe_post_tap1_max	0.3									
ffe_tapn_max	0.125									
ffe_backoff	0									

COM spreadsheet for 5-tap FFE RX

Table 93A-1 parameters				I/O control		Table 93A–3 parameters				
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units	
f_b	53.125	GBd		DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]		
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm	
Delta_f	0.01	GHz		RESULT_DIR	results\100GEL_WG_{d	ate}\	package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm	
C_d	[1.2e-4 0]	nF	[TX RX]	SAVE_FIGURES	0	logical				
L_s	[0.12, 0]	nH	[TX RX]	Port Order	[1324]		Table 92–12 parameters			
C_b	[0.3e-4 0]	nF	[TX RX]	RUNTAG	C2M_1218		Parameter	Setting		
z_p select	[1]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]		
z_p (TX)	[15 15; 1.8 1.8]	mm	[test cases]		Operational		board_tl_tau	5.790E-03	ns/mm	
z_p (NEXT)	[0 0; 0 0]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	[100 100]	Ohm	
z_p (FEXT)	[15 15; 1.8 1.8]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp (TX)	7	mm	
z_p (RX)	[00; 00]	mm	[test cases]	DER_0	1.00E-05		z_bp (NEXT)	0	mm	
C_p	[0.87e-4 0]	nF	[TX RX]	T_r	6.16E-03	ns	z_bp (FEXT)	0	mm	
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX)	7	mm	
R_d	[50 50]	Ohm	[TX RX]			_				
A_v	0.415	V		TDR	and ERL options					
A_fe	0.415	V		TDR	0	logical				
A_ne	0.6	V		ERL	0	logical				
L	4			ERL_ONLY	0	logical				
М	32			TR_TDR	0.01	ns				
filter and Eq				N	300					
f_r	0.75	*fb		TDR_Butterworth	1	logical				
c(0)	0.6		min	beta_x	1.70E+09					
c(-1)	[-0.3:0.02:0]		[min:step:max]	rho_x	0.3					
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0					
c(1)	[-0.1:0.05:0]		[min:step:max]	Re	ceiver testing					
N_b	0	UI		RX_CALIBRATION	0	logical				
b_max(1)	0			Sigma BBN step	5.00E-03	V				
b_max(2N_b)	0									
g_DC	[-14:1:-3]	dB	[min:step:max]		Noise, jitter					
f_z	18.88	GHz		sigma_RJ	0.01	UI				
f_p1	28	GHz		A_DD	0.02	UI				
f_p2	53.125	GHz		eta_0	8.20E-09	V^2/GHz				
g_DC_HP	[-3:1:0]		[min:step:max]	SNR_TX	33	dB				
f_HP_PZ	0.00025	GHz		R_LM	0.95					
ffe_pre_tap_len	0	UI								
ffe_post_tap_len	4	UI		TDR_W_TXPKG	1					
Include PCB	1	logical								
ffe_tap_step_size	0									
ffe_main_cursor_min	0.7									
ffe_pre_tap1_max	0.3									
ffe_post_tap1_max	0.3									
ffe_tapn_max	0.125									
ffe_backoff	0									

MARVELL®