#### M A R V E L L<sup>®</sup>

The effect of adding noise and restricting DFE tap weights on TP1a measurements for 100GAUI-1 chip to module

Mike Dudek Tao Hu 3/3/2020 Presented at March 4 ad hoc.

### Introduction


- This work continues the work presented in Dudek\_3ck\_01\_0719, Dudek\_3ck\_01\_0919, Dudek\_3ck\_01\_01119 and Dudek\_3ck-01-0120.
- This presentation explores the effect of adding noise and restricting tap weights on the TP1a measurements.
- It proposes values for these added noise, tap weight restrictions and the related pass/fail criterion for VEC and VEO.


#### Chip to module block diagram for TP1a performance TP1a 100G QSFP-DD old or COM package COM host trace new connector model HCB ΤХ On-die termination Provided by Molex model RX Cp<sup>-</sup> HCB trace: 100ohm 63.8mm (2.5dB loss) (from COM model) TX/RX termination Rd: 50ohm Package trace length: 11.5mm (old connector) 13mm (improved connector) $R_d$ $L_{S}$ Host die model: ٠ Ls=120pH, Cd=120fF, Cb=30fF Sweep host trace length Host trace impedance: 100ohm $C_b$ $C_d$ Av: 0.415V A\_ne: 0.6V A\_fe: 0.415V Crosstalk is not included. Lane 3 Is used for the simulations Eta0=[0, 5e-8, 1e-7, 1.5e-7, 2e-7]V^2/GHz. Note ٠ On-die inductor termination previous work used 8.2e-9V^2/GHz TxSNR = 33dBPerformance is simulated using COM 2.70 The complete COM table is in the back-up


#### MARVELL®


Dudek\_3ck\_Mar 4 ad hoc

### Effect of added noise at TP1a.












### Conclusions on added noise at TP1a.


- To allow the 16dB loss channels with the 30mm Tx package to pass without letting the short channels that need a very strong equalizer in the module to pass, the added noise should be Noise spectral density (V^2/GHz): 5e-8.
- The effect of adding noise to VEO is a general reduction in eye opening that is similar for all channels. With the 5e-8 value for noise a VEO of 15mV appears to be a good specification value.

### Effect of Restricting DFE tap weights at TP1a.










### Chip to module block diagram for end to end performance




On-die inductor termination

### Details of module model.


- The following equalizers were used
  - 4 tap DFE
  - 12 tap DFE
  - 10 tap FFE
  - In all cases the Tx FIR was optimized for the VEC at TP1a using the chosen reference equalizer and then the tap weights were frozen for measuring the end to end performance with the various module receivers. (5 tap FFE was not included because previous work had already shown it has inadequate performance.)
- The effect of module IC noise was investigated by varying the value of eta0. The following values were used.
  - 8.2e-9 V^2/GHz
  - 4e-8 V^2/GHz
  - 1e-7 V^2/GHz
  - 2.5e-7 V^2/GHz

### Module RX: 4-tap DFE

# End to end COM (DFE4) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a




End to end COM examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a




### Module RX: 12-tap DFE

# End to end COM (DFE12) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a




MARVELL®

End to end COM (DFE12) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a




### Module RX: 10-tap FFE

End to end COM (FFE10) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a



End to end COM (FFE10) examples with approximate worst case module length and TX FIR optimized for 4 tap DFE at TP1a



### Conclusions on DFE tap weight restrictions.

- Restricting B2-n at TP1a to 0.1 is not affecting any of these channels, but in case other channels require something larger 0.15 is recommended.
- Restricting B1 at TP1a to less than 0.5 does increase VEC for the longer channels, however the increase is relatively small for B1 max of 0.4 for the channels of interest (<16dB insertion loss).
- All the end to end simulations have b1 limited to 0.5 and bn limited to 0.2. It does not seem likely that significantly larger b1 values are needed in the module than at TP1a.
- It does not appear necessary to restrict b1 to less than 0.5 at TP1a, as these end to end tap weights do not cause excessive error extension, however restricting it to 0.4 would be OK.

### Final Conclusions and recommendations.

- The added spectral noise at TP1a should be 5e-8 V^2/GHz
- The max value of B1 at TP1a should be 0.4
- The max value of Bn at TP1a should be 0.15
- The VEO min value should be 15mV
- With these values the max value of VEC should be 7.5dB to provide adequate performance for the critical 50mm to 160mm host trace lengths where the host could also be used for the CR specification. Note however that there are other impairments that have not been explored in this presentation. In particular the effect of vias and crosstalk in the host.
- The module can work with these hosts by using any or a combination of the following.
  - Not needing a COM of 3dB
  - Using a strong equalizer
  - Having a better IC package
  - Not having a high front end noise.

# Back-up

### TP1a COM spreadsheet w/ 4-tap DFE RX

	Table 93A-1 parameters			 · · · · · · · · · · · · · · · · · · ·	I/O control		-	Table 93A-3 parameters	
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units
f_b	53.125	GBd	mormation	 DISPLAY WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	Units
f min	0.05	GHz		 CSV_REPORT	1	logical	package_ti_tau	6.1400E-03	ns/mm
Delta_f	0.01	GHz		 RESULT_DIR	\results\100GEL_WG_{date	-	package_t_tat	[87.5 87.5 ; 92.5 92.5 ]	Ohm
C d	[1.2e-4 0]	nF	[TX RX]	SAVE_FIGURES	0	logical	package_c_c	[07.5 07.5 , 52.5 52.5 ]	- China
L_s	[0.12, 0]	nH	[TX RX]	Port Order	[1324]	logical		Table 92–12 parameters	
Сь	[0.3e-4 0]	nF	[TX RX]	RUNTAG	C2M_1218		Parameter	Setting	1
z_p select	[1]	111	[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
z_p select z_p (TX)	[13 13; 1.8 1.8 ]	mm	[test cases]	_	Operational	logical	board_tl_tau	5.790E-03	ns/mm
z_p (NEXT)	[00; 00]	mm	[test cases]	 COM Pass threshold	3	dB	board_ti_tau	[100 100]	Ohm
		_			_				
z_p (FEXT)	[13 13; 1.8 1.8 ]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp(TX)	7	mm
z_p (RX)	[00; 00 ]	mm	[test cases]	 DER_0	1.00E-05		z_bp (NEXT)	0	mm
C_p	[0.87e-40]	nF	[TX RX]	 T_r	6.16E-03	ns	z_bp (FEXT)	0	mm
R_0	50	Ohm	(The nucl	FORCE_TR	1	logical	z_bp (RX)	63.8	mm
R_d	[50 50]	Ohm	[TX RX]						
A_v	0.415	V			and ERL options				
A_fe	0.415	V		 TDR	0	logical			
A_ne	0.6	V		ERL	0	logical	TX package		
L	4			 ERL_ONLY	0	logical	I A package	<u>.                                    </u>	
M	32			 TR_TDR	0.01	ns	11 Evenue for		
	filter and Eq			N	300			old connector	
f_r	0.75	*fb		TDR_Butterworth	1	logical			
c(0)	0.6		min	beta_x	1.70E+09		13mm for in	nproved connect	or
c(-1)	[-0.3:0.02:0]		[min:step:max]	rho_x	0.3				
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0		z_bp(TX):		
c(1)	[-0.1:0.05:0]		[min:step:max]	Re	ceiver testing		<u> Z_0p(177).</u>		
N_b	4	UI		RX_CALIBRATION	0	logical	$1 t_{0} 100 mm$	w/ step 1mm	
b_max(1)	0.5			Sigma BBN step	5.00E-03	V	1 10 40011111		
b_max(2N_b)	0.2								
g_DC	[-14:1:-3]	dB	[min:step:max]		Noise, jitter				
f_z	12.58	GHz		sigma_RJ	0.01	UI			
f_p1	20	GHz		A DD	0.02	UI			
f_p2	28	GHz		eta 0	0.00E+00	V^2/GHz			
g_DC_HP	[-3:1:0]		[min:step:max]	SNR_TX	33	dB			
f_HP_PZ	1.328125	GHz		R LM	0.95				
ffe_pre_tap_len	0	UI							
ffe_post_tap_len	0	UI		TDR_W_TXPKG	1				
Include PCB	1	logical			-				
ffe tap step size	0	logical							
ffe_main_cursor_min	0.7								
	0.7								
ffe_pre_tap1_max		_							
ffe_post_tap1_max	0.3	_							
ffe_tapn_max	0.125	_							
ffe_backoff	0								


### End to end COM spreadsheet w/ n-tap DFE RX


	Table 93A-1 parameters				I/O control		•	Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units	
f b	53.125	GBd	mormation	DISPLAY WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	Units	
f min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm	
Delta f	0.01	GHz		RESULT DIR	\results\100GEL_WG_{dat	-	package_Z_c	[87.5 92.5 ; 92.5 92.5 ]	Ohm	
C d	[1.2e-4 1.0e-4]	nF	[TX RX]	SAVE FIGURES	0	logical	package_z_c	[07.5 52.5 , 52.5 52.5]	Gilli	
Ls	[0.12, 0.1]	nH	[TX RX]	Port Order	[1324]	logical		Table 92–12 parameters		
С Б	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	C2M_1218		Parameter	Setting	1	
z_p select	[1]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]		
z_p (TX)	[11.5 11.5; 1.8 1.8 ]	mm	[test cases]		Operational	logical	board_tl_tau	5.790E-03	ns/mm	
z_p (NEXT)	[00; 00]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	[100 92.5]	Ohm	
z_p (REXT)	[11.5 11.5; 1.8 1.8 ]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp (TX)	1:400	mm	
	[66; 00]	mm	[test cases]	DER_0	1.00E-05	UD	z_bp (NEXT)	0	mm	
z_p (RX) C_p	[0.87e-4 0.87e-4]	nF	[TX RX]	Tr	6.16E-03	ns	z_bp (REXT)	0	mm	
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX)	1:30	mm	
	[ 50 50]	Ohm	[TX RX]	PORCE_IN	1	logical	2_Dp (KX)	1.30	mm	
A_v	0.415	V	[IA BA]	TDR	and ERL options					
A fe	0.415	v		TDR	0	logical				
A_ne	0.6	v		ERL	ŏ	logical				
L	4			ERL_ONLY	0	logical	TX package	e:		
M	32			TR_TDR	0.01	ns				
	filter and Eq			N	300		11.5mm for old connector			
f.r	0.75	*fb		TDR_Butterworth	1	logical				
c(0)	0.6		min	beta_x	1.70E+09	logical	13mm for i	mproved connec	tor	
c(-1)	[-0.3:0.02:0]		[min:step:max]	rho x	0.3					
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0		z_bp(TX):			
c(1)	[-0.1:0.05:0]		[min:step:max]		ceiver testing		$\underline{z}_{\underline{D}}\underline{D}(\underline{T}\underline{X}).$			
N b	4/7/12	UI	[min.step.max]	RX_CALIBRATION	0	logical	$1 \pm 0.0000$	a w/ atop 1 mm		
b max(1)	0.5			Sigma BBN step	5.00E-03	V	1 10 40000	n w/ step 1mm		
b_max(2N_b)	0.2			olgina boltotep	5.002.05		- hn(DV)	-		
g_DC	[-14:1:-3]	dB	[min:step:max]		Noise, jitter		z_bp(RX):			
f z	12.58	GHz	[ministepinies]	sigma_RJ	0.01	UI				
f_p1	20	GHz		A DD	0.02	UI	1 to 30mm	w/ step 1mm		
f_p2	28	GHz		eta 0	8.20E-09	V^2/GHz				
g_DC_HP	[-3:1:0]		[min:step:max]	SNR_TX	33	dB				
f_HP_PZ	1.328125	GHz		R_LM	0.95					
ffe_pre_tap_len	0	UI								
ffe_post_tap_len	0	UI		TDR_W_TXPKG	1				71\/^2/01-	
Include PCB	1	logical			_		Ela_U:  8.20-	9 4e-8 1e-7 2.5e		
ffe_tap_step_size	0									
ffe main cursor min	0.7									
ffe_pre_tap1_max	0.3									
ffe_post_tap1_max	0.3									
ffe_tapn_max	0.125									
ffe_backoff	0									
	-	-				- [			<u> </u>	

### End to end COM spreadsheet w/ 10-tap FFE

Table 93A-1 parameters				I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units
fb	53.125	GBd		DISPLAY WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
fmin	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	\results\100GEL_WG_{dat	-	package_Z_c	[87.5 92.5 ; 92.5 92.5 ]	Ohm
C d	[1.2e-4 1.0e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical		(	
L_s	[0.12, 0.1]	nH	[TX RX]	Port Order	[1324]	logical		Table 92–12 parameters	
Сь	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	C2M_1218		Parameter	Setting	
z_p select	[1]		[test cases to run]	COM CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
z_p select z_p (TX)	[13 13; 1.8 1.8 ]	mm	[test cases]	-	Operational	logical	board_tl_tau	5.790E-03	ns/mm
z_p (NEXT)	[00; 00]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	[100 92.5]	Ohm
z_p (REXT)	[13 13; 1.8 1.8 ]	mm	[test cases]	ERL Pass threshold	10.5	dB	z_bp (TX)	41	mm
z_p (RX)	[66; 00]	mm		DER_0	1.00E-05	00	z_bp (NEXT)	0	mm
C_p	[0.87e-4 0.87e-4]	nF	[test cases] [TX RX]	T r	6.16E-03	ns		0	mm
	50	Ohm	[10.00]		1		z_bp (FEXT)	7	
R_0 R_d	[ 50 50]	Ohm	[TX RX]	FORCE_TR	1	logical	 z_bp (RX)	/	mm
A_v	0.415	V		TDR	and ERL options				
A fe	0.415	v		TDR		logical			
A_re	0.6	v		ERL	0	logical			
A_ne	4	×			0	logical	 TX packac	IP.	
M	32			ERL_ONLY	0.01		 		
IVI				 TR_TDR	300	ns	 11 5mm fo	r old connector	
1	filter and Eq	*c.			1	Incide	 11.3111110		
<u>f_r</u>	0.75	*fb		TDR_Butterworth		logical	 12mm for	mproved copped	otor
c(0)		-	min	beta_x	1.70E+09			improved conne	CIOI
c(-1)	[-0.3:0.02:0]		[min:step:max]	rho_x	0.3		$ \ln \ln (T)$	-	
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0		<u>z_bp(TX):</u>		
c(1)	[-0.1:0.05:0]		[min:step:max]		ceiver testing		 		
N_b	0	UI		RX_CALIBRATION	0	logical	 — 1 to 400mi	m w/ step 1mm	
b_max(1)	0			Sigma BBN step	5.00E-03	V			
b_max(2N_b)	0						 $\underline{z}bp(RX)$ :		
g_DC	[-14:1:-3]	dB	[min:step:max]		Noise, jitter				
f_2	18.88	GHz		sigma_RJ	0.01	UI	 1 to 30mm	w/ step 1mm	
f_p1	28	GHz		A_DD	0.02	UI	1 to 301111		
f_p2	53.125	GHz		eta_0	8.20E-09	V^2/GHz			
g_DC_HP	[-3:1:0]		[min:step:max]	SNR_TX	33	dB			
f_HP_PZ	0.00025	GHz		R_LM	0.95				
ffe_pre_tap_len	0	UI							
ffe_post_tap_len	9	UI		TDR_W_TXPKG	1		 Eta 0. [8 20-	9 4e-8 1e-7 2.5e	$-71 //2/GH_{7}$
Include PCB	1	logical							
ffe_tap_step_size	0								
ffe_main_cursor_min	0.7								
ffe_pre_tap1_max	0.3								
ffe_post_tap1_max	0.3								
ffe_tapn_max	0.125								
ffe_backoff	0								
					1				


## Even higher level of noise








## TP1a measurements with old connector


### Performance comparison between connectors at TP1a (DFE4)






























# Additional useful back-up


module length and TX FIR optimized for 4 tap DFE at TP1a (from Dudek 3ck 01 1119




## COM PCB and package loss information

- PCB loss at 26.56GHz: ~0.04dB/mm, ~1dB/in. (58mm is equivalent to the 2.3dB MCB loss being proposed in the cable small group).
- Package loss at 26.56GHz: 0.1dB/mm
- Insertion loss plotted in this presentation includes host, HCB and connector, but not package.


# Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host




# Cd 0.11pF Ls 0pH Cb 0pF 15mm pkg 100ohm host



TP1a results by TxSNR



#### TP1a results by host impedance



## MARVELL®