

# C2M Link Performance on Short and Long Channels

**Ali Ghiasi**

**Ghiasi Quantum LLC**

**IEEE 802.3ck Task Force**

**Adhoc Meeting**

**October 16, 2019**


# Overview

- ❑ **Updated analysis uses T-coil model for both host ASIC and module CDR**
  - ASIC and CDR T-coil inductor  $L_s=0.12$  nf
  - ASIC  $C_d=120$  ff but CDR  $C_d=100$  ff
  - Some results from [ghiasi\\_3ck\\_02a\\_0919](#)
  - This analysis uses updated [lim\\_3ck\\_adhoc\\_02\\_073119](#) channels
  - COM analysis at TP1a/Slicer and TP5/Slicer on min/max loss channels with Lim channels
- ❑ **Best choice for reference equalizer**
- ❑ **Summary.**


# C2M Channels for Updated Analysis

Channel based on [lim\\_3ck\\_adhoc\\_02\\_073119](#) as shown

- 16 pairs (8 Tx, 8 Rx) QSFP-DD SMT Connector with host PCB footprint
- PCB stackup is 30 layers, 150 mils thick, based on Meg7 material
- PCB via stub length is modeled as 10 mils
- Diff pair trace width/spacing is 4.5 mils /8.5 mils
- ASIC and retimer footprint are simulated with actual BGA ball-out using the same PCB stackup.



This analysis uses min loss channel 5a and max loss channel 5d.



E P802.3ck 100 Gb/s, 200 Gb/s, and 400 Gb/s Electrical interfaces Task Force

# COM Code 2.70 Host-Module TP1a

Table 93A-1 parameters				I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information				Parameter	Setting	Units
f_b	53.1	GBd		DIAGNOSTICS	1	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
f_min	0.05	GHz		DISPLAY_WINDOW	1	logical	package_tl_tau	6.1400E-03	ns/mm
Delta_f	0.01	GHz		CSV_REPORT	1	logical	package_Z_c	[87.5 87.5 ; 92.5 92.5 ]	Ohm
C_d	[1.2e-4 0]	nF	[TX RX]	RESULT_DIR	.\results\100GEL_WG_{date}\				
L_s	[0.12 0]	nF	[TX RX]	SAVE_FIGURES	0	logical			
C_b	[0.3e-4 0]	nF	[TX RX]	Port Order	[ 1 3 2 4]		Table 92-12 parameters		
z_p select	[ 1 2 ]		[test cases to run]	RUNTAG	C2M_1218		Parameter	Setting	
z_p (TX)	[13 31; 1.8 1.8]	mm	[test cases]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 0.000599 0.0001022]	
z_p (NEXT)	[13 31; 1.8 1.8]	mm	[test cases]	Operational			board_tl_tau	6.200E-03	ns/mm
z_p (FEXT)	[13 31; 1.8 1.8]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	90	Ohm
z_p (RX)	[0 0 ; 0 0]	mm	[test cases]	ERL Pass threshold	10	dB	z_bp (TX)	232	mm
C_p	[0.87e-4 0]	nF	[TX RX]	DER_0	1.00E-05		z_bp (NEXT)	232	mm
R_0	50	Ohm		T_r	6.16E-03	ns	z_bp (FEXT)	232	mm
R_d	[45 50]	Ohm	[TX RX]	FORCE_TR	1	logical	z_bp (RX)	0	mm
A_v	0.41	V		Include PCB	0	logical			
A_fe	0.41	V		TDR and ERL options					
A_ne	0.6	V		TDR	1	logical			
L	4			ERL	1	logical			
M	32			ERL_ONLY	0	logical			
filter and Eq				TR_TDR	0.01	ns			
f_r	0.75	*fb		N	300				
c(0)	0.65		min	TDR_Butterworth	1	logical			
c(-1)	[-0.2:0.02:0]		[min:step:max]	beta_x	2.53E+09				
c(-2)	[0:0.02:0.1]		[min:step:max]	rho_x	0.25				
c(1)	[-0.1:0.02:0]		[min:step:max]	fixtue delay time	0				
N_b	0	UI		TDR_W_TXPKG	1				
b_max(1)	0.75			N_bx	4	UI			
b_max(2..N_b)	0.2			Receiver testing					
g_DC	[-14:0.5:-4]	dB	[min:step:max]	RX_CALIBRATION	0	logical			
f_z	18.55345912	GHz		Sigma BBN step	5.00E-03	V			
f_p1	53.1	GHz		Noise, jitter					
f_p2	28.2	GHz		sigma_RJ	0.01	UI			
g_DC_HP	[-3:0.5:-1]		[min:step:max]	A_DD	0.02	UI			
f_HP_PZ	1.3275	GHz		eta_0	8.20E-09	V^2/GHz			
ffe_pre_tap_len	0	UI		SNR_TX	33	dB			
ffe_post_tap_len	4	UI		R_LM	0.95				
ffe_tap_step_size	0								
ffe_main_cursor_min	0.7								
ffe_pre_tap1_max	0.3								
ffe_post_tap1_max	0.3								
ffe_tapn_max	0.125								
ffe_backoff	1								

# COM Code 2.70 Host-Module Slicer Input

Table 93A-1 parameters				I/O control			Table 93A-3 parameters			
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units	
f_b	53.1	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]		
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm	
Delta_f	0.01	GHz		RESULT_DIR	.\results\100GEL_WG_{date}\		package_Z_c	[87.5 87.5 ; 92.5 92.5 ]	Ohm	
C_d	[1.2e-4 1e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical	Table 92-12 parameters			
L_s	[0.12 0.12]	nF	[TX RX]	Port Order	[ 1 3 2 4]		Parameter			
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	C2M_1218		Setting			
z_p select	[ 1 2 ]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_gamma0_a1_a2	[0 0.000599 0.0001022]		
z_p (TX)	[13 31; 1.8 1.8]	mm	[test cases]	Operational			board_tl_tau	6.200E-03	ns/mm	
z_p (NEXT)	[13 31; 1.8 1.8]	mm	[test cases]	COM Pass threshold	3	dB	board_Z_c	90	Ohm	
z_p (FEXT)	[13 31; 1.8 1.8]	mm	[test cases]	ERL Pass threshold	10	dB	z_bp (TX)	50	mm	
z_p (RX)	[2 8 ; 0 0]	mm	[test cases]	DER_0	1.00E-05		z_bp (NEXT)	50	mm	
C_p	[0.87e-4 0.65e-4]	nF	[TX RX]	T_r	6.16E-03	ns	z_bp (FEXT)	50	mm	
R_0	50	Ohm		FORCE_TR	1	logical	z_bp (RX)	0	mm	
R_d	[45 45]	Ohm	[TX RX]	Include PCB	0	logical				
A_v	0.41	V		TDR and ERL options						
A_fe	0.41	V		TDR	1	logical				
A_ne	0.6	V		ERL	1	logical				
L	4			ERL_ONLY	0	logical				
M	32			TR_TDR	0.01	ns				
filter and Eq				N	300					
f_r	0.75	*fb		TDR_Butterworth	1	logical				
c(0)	0.65		min	beta_x	2.53E+09					
c(-1)	[-0.2:0.02:0]		[min:step:max]	rho_x	0.25					
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0					
c(1)	[-0.1:0.02:0]		[min:step:max]	TDR_W_TXPKG	1					
N_b	0	UI		N_bx	4	UI				
b_max(1)	0.75			Receiver testing						
b_max(2..N_b)	0.2			RX_CALIBRATION	0	logical				
g_DC	[-14:0.5:-4]	dB	[min:step:max]	Sigma BBN step	5.00E-03	V				
f_z	18.55345912	GHz		Noise, jitter						
f_p1	53.1	GHz		sigma_RJ	0.01	UI				
f_p2	28.2	GHz		A_DD	0.02	UI				
g_DC_HP	[-3:0.5:-1]		[min:step:max]	eta_0	8.20E-09	V^2/GHz				
f_HP_PZ	1.3275	GHz		SNR_TX	33	dB				
ffe_pre_tap_len	0	UI		R_LM	0.95					
ffe_post_tap_len	4	UI								
ffe_tap_step_size	0									
ffe_main_cursor_min	0.7									
ffe_pre_tap1_max	0.35									
ffe_post_tap1_max	0.35									
ffe_tapn_max	0.2									
ffe_backoff	1									

# COM Analysis on Lim Channel 1 and 4 – ASIC to Module

- Include BGA foot print+(mid length via)+ 2” or 9” host PCB+QSFP-dd connector (new pair) + Legacy QSFP-dd + module PCB.

Channel	Equalizer	Fitted IL at 26.56 GHz (dB)	Total IL w PKG at 26.55 GHz (dB)	VEO Case I	VEO Case II	VEC Case I	VEC Case II	COM Case I	COM Case II
Lim Channel 2” at TP1a FOM ILD = 0.16 ICN = 3.7 mV ERL11=12.3 dB ERL22=9.3 dB	5T FFE	5.9 dB	12.5 dB	21.4	31.3	11.5	6.0	2.7	6.0
	5T FFE + 1DFE	5.9 dB	12.5 dB	24.9	37.9	12.9	6.2	2.4	5.8
	4T DFE	5.9 dB	12.5 dB	24.4	38.0	12.3	6.2	2.4	5.8
	10T FFE	5.9 dB	12.5 dB	25.6	32.4	8.8	5.8	3.9	6.3
Lim Channel 2” At Slicer FOM ILD = 0.16 ICN = 3.7 mV ERL11=12.3 dB ERL22=9.3 dB	5T FFE	5.9 dB	14.5 dB	11.7	22.4	14.6	7.9	1.8	4.5
	5T FFE + 1DFE	5.9 dB	14.5 dB	17.3	29.0	14.6	7.7	1.8	4.5
	4T DFE	5.9 dB	14.5 dB	18	29.3	14.2	7.7	1.9	4.6
	10T FFE	5.9 dB	14.5 dB	16.9	21.4	11.4	7.7	2.7	4.8
Lim Channel 9” at TP1a FOM ILD = 0.13 ICN = 1.44 mV ERL11=16 dB ERL22=11.3 dB	5T FFE	14.8	21.4	11.2	14.2	10.7	6.4	3.0	5.6
	5T FFE + 1DFE	14.8	21.4	21.4	21.6	7.6	6.9	4.7	5.9
	4T DFE	14.8	21.4	20.0	17.1	8.2	6.3	4.3	5.8
	10T FFE	14.8	21.4	11.2	13.4	8.9	6.2	3.9	5.8
Lim Channel 9” At Slicer FOM ILD = 0.13 ICN = 1.44 mV ERL11=16.0 dB ERL22=11.3 dB	5T FFE	14.8	23.2	7.9	9.7	12.2	7.9	2.4	4.5
	5T FFE + 1DFE	14.8	23.2	18.6	16.9	8.0	6.9	4.4	5.2
	4T DFE	14.8	23.2	16.1	13.6	8.6	7.2	4.1	5.0
	10T FFE	14.8	23.2	8.0	10.2	10.4	7.3	3.1	4.9

# COM 2.70 Module to Host TP5 T-Coil Model (CDR PKG 2-8 mm)

Table 93A-1 parameters				I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units
f_b	53.1	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	.\results\100GEL_WG_{date}\		package_Z_c	[87.5 87.5 ]	Ohm
C_d	[1e-4 0]	nF	[TX RX]	SAVE_FIGURES	0	logical	Table 92-12 parameters		
L_s	[0.12 0]	nF	[TX RX]	Port Order	[ 2 4 1 3]		Parameter	Setting	
C_b	[0.3e-4 0]	nF	[TX RX]	RUNTAG	C2M_1218		board_tl_gamma0_a1_a2	[0 0.000599 0.0001022]	
z_p select	[ 1 2 ]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_tau	6.200E-03	ns/mm
z_p (TX)	[2 8]	mm	[test cases]	Operational			board_Z_c	90	Ohm
z_p (NEXT)	[2 8]	mm	[test cases]	COM Pass threshold	3	dB	z_bp (TX)	215	mm
z_p (FEXT)	[2 8]	mm	[test cases]	ERL Pass threshold	10	dB	z_bp (NEXT)	215	mm
z_p (RX)	[0 0]	mm	[test cases]	DER_0	1.00E-05		z_bp (FEXT)	215	mm
C_p	[0.87e-4 0]	nF	[TX RX]	T_r	6.16E-03	ns	z_bp (RX)	0	mm
R_0	50	Ohm		FORCE_TR	1	logical			
R_d	[45 50]	Ohm	[TX RX]	Include PCB	1	logical			
A_v	0.41	V		TDR and ERL options					
A_fe	0.41	V		TDR	1	logical			
A_ne	0.6	V		ERL	1	logical			
L	4			ERL_ONLY	0	logical			
M	32			TR_TDR	0.01	ns			
filter and Eq				N	300				
f_r	0.75	*fb		TDR_Butterworth	1	logical			
c(0)	0.65		min	beta_x	2.53E+09				
c(-1)	[-0.2:0.02:0]		[min:step:max]	rho_x	0.25				
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0				
c(1)	[-0.1:0.02:0]		[min:step:max]	TDR_W_TXPKG	1				
N_b	0	UI		N_bx	4	UI			
b_max(1)	0.75			Receiver testing					
b_max(2..N_b)	0.2			RX_CALIBRATION	0	logical			
g_DC	[-14:0.5:-4]	dB	[min:step:max]	Sigma BBN step	5.00E-03	V			
f_z	18.55345912	GHz		Noise, jitter					
f_p1	53.1	GHz		sigma_RJ	0.01	UI			
f_p2	28.2	GHz		A_DD	0.02	UI			
g_DC_HP	[-3:0.5:-1]		[min:step:max]	eta_0	8.20E-09	V^2/GHz			
f_HP_PZ	1.3275	GHz		SNR_TX	33	dB			
ffe_pre_tap_len	0	UI		R_LM	0.95				
ffe_post_tap_len	4	UI							
ffe_tap_step_size	0								
ffe_main_cursor_min	0.7								
ffe_pre_tap1_max	0.3								
ffe_post_tap1_max	0.3								
ffe_tapn_max	0.15								
ffe_backoff	1								

# COM 2.70 Module to Host at Slicer T-Coil Model (CDR PKG 2-8 mm)

Table 93A-1 parameters				I/O control			Table 93A-3 parameters			
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units	
f_b	53.1	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]		
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	6.1400E-03	ns/mm	
Delta_f	0.01	GHz		RESULT_DIR	.\results\100GEL_WG_{date}\		package_Z_c	[87.5 87.5; 92.5 92.5 ]	Ohm	
C_d	[1e-4 1.2e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical	Table 92-12 parameters			
L_s	[0.1 0.12]	nF	[TX RX]	Port Order	[ 2 4 1 3]		Parameter	Setting		
C_b	[0 0.3e-4]	nF	[TX RX]	RUNTAG	C2M_1218		board_tl_gamma0_a1_a2	[0 0.000599 0.0001022]		
z_p_select	[ 1 2 ]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_tau	6.200E-03	ns/mm	
z_p (TX)	[2 8; 0.01 0.01]	mm	[test cases]	Operational			board_Z_c	90	Ohm	
z_p (NEXT)	[2 8; 0.01 0.01]	mm	[test cases]	COM Pass threshold	3	dB	z_bp (TX)	215	mm	
z_p (FEXT)	[2 8; 0.01 0.01]	mm	[test cases]	ERL Pass threshold	10	dB	z_bp (NEXT)	215	mm	
z_p (RX)	[13 29; 1.8 1.8]	mm	[test cases]	DER_0	1.00E-05		z_bp (FEXT)	215	mm	
C_p	[0.65e-4 0.87e-4]	nF	[TX RX]	T_r	6.16E-03	ns	z_bp (RX)	0	mm	
R_0	50	Ohm		FORCE_TR	1	logical				
R_d	[45 45]	Ohm	[TX RX]	Include PCB	1	logical				
A_v	0.41	V		TDR and ERL options						
A_fe	0.41	V		TDR	1	logical				
A_ne	0.6	V		ERL	1	logical				
L	4			ERL_ONLY	0	logical				
M	32			TR_TDR	0.01	ns				
filter and Eq				N	300					
f_r	0.75	*fb		TDR_Butterworth	1	logical				
c(0)	0.65		min	beta_x	2.53E+09					
c(-1)	[-0.2:0.02:0]		[min:step:max]	rho_x	0.25					
c(-2)	[0:.02:0.1]		[min:step:max]	fixture delay time	0					
c(1)	[-0.1:0.02:0]		[min:step:max]	TDR_W_TXPKG	1					
N_b	4	UI		N_bx	4	UI				
b_max(1)	0.75			Receiver testing						
b_max(2..N_b)	0.2			RX_CALIBRATION	0	logical				
g_DC	[-14:0.5:-4]	dB	[min:step:max]	Sigma BBN step	5.00E-03	V				
f_z	18.55345912	GHz		Noise, jitter						
f_p1	53.1	GHz		sigma_RJ	0.01	UI				
f_p2	28.2	GHz		A_DD	0.02	UI				
g_DC_HP	[-3:0.5:-1]		[min:step:max]	eta_0	8.20E-09	V^2/GHz				
f_HP_PZ	1.3275	GHz		SNR_TX	33	dB				
ffe_pre_tap_len	0	UI		R_LM	0.95					
ffe_post_tap_len	0	UI								
ffe_tap_step_size	0									
ffe_main_cursor_min	0.7									
ffe_pre_tap1_max	0.3									
ffe_post_tap1_max	0.3									
ffe_tapn_max	0.2									
ffe_backoff	1									



# COM Analysis on Lim Channel 1 and 4 – Module to ASIC

- ☐ Include BGA foot print+(mid length via)+ 2” or 9” host PCB + QSFPdd connector (new pair) + Legacy QSFP-dd + module PCB.

Channel	Equalizer	Fitted IL at 26.56 GHz (dB)	Total IL w PKG at 26.55 GHz (dB)	VEO Case I	VEO Case II	VEC Case I	VEC Case II	COM Case I	COM Case II
Lim Channel 2” at TP5 FOM ILD = 0.16 ICN = 3.7 mV ERL11=12.3 dB ERL22=9.3 dB	5T FFE	5.9	8.6	49.7	47.5	6.6	6.4	5.5	6.0
	5T FFE + 1DFE	5.9	8.6	51.6	50.7	7.1	6.7	5.0	5.3
	4T DFE	5.9	8.6	51.1	50.7	7.1	6.8	5.0	5.8
	10T FFE	5.9	8.6	51.4	45.2	6.3	5.9	5.7	6.1
Lim Channel 2” At Slicer FOM ILD = 0.16 ICN = 3.7 mV ERL11=11.3 dB ERL22=10.5 dB	5T FFE	5.9	14.3	12.8	26.5	14.4	7.2	1.8	4.5
	5T FFE + 1DFE	5.9	14.3	16.4	32.2	14.9	7.1	1.7	5.7
	4T DFE	5.9	14.3	16.4	32.2	14.9	7.1	1.7	5.1
	10T FFE	5.9	14.3	18.0	23.1	11.1	6.7	2.8	5.3
Lim Channel 9” at TP5 FOM ILD = 0.13 ICN = 1.44 mV ERL11=11.8 dB ERL22=14.8 dB	5T FFE	14.8	16.8	20.8	22.4	6.2	6.5	5.8	5.5
	5T FFE + 1DFE	14.8	16.8	30.2	26.0	5.7	6.1	6.3	5.9
	4T DFE	14.8	16.8	28.2	24.7	5.8	6.1	6.2	5.9
	10T FFE	14.8	16.8	21.1	19.5	5.9	5.8	6.1	6.2
Lim Channel 9” At Slicer FOM ILD = 0.13 ICN = 1.44 mV ERL11=11.8 dB ERL22=15.1 dB	5T FFE	14.8	23.0	8.0	12.7	11.9	7.0	2.5	5.1
	5T FFE + 1DFE	14.8	23.0	18.6	17.1	7.6	6.3	4.5	5.8
	4T DFE	14.8	23.0	16.9	14.1	8.5	6.5	4.1	5.6
	10T FFE	14.8	23.0	8.2	12.5	10.3	6.5	3.2	5.6

# Key Observations

## ❑ Compliance results are at TP1a, TP4, and TP5

- Normative specifications are VEC, VEO, EW
- Results are measured on the scope with reference equalizer and not with COM
- Slicer results and COM values are listed to give an idea on the chip requirements based on assumption made by the adhoc group

## ❑ The VEC at TP1a ~10 dB but at TP5 is only ~ 6 dB

- TP5 test point is less stressful because the ASIC BGA is not included

## ❑ At TP1a

- 5T FFE performs better than 4T DFE but 4T DFE performs better on high loss channel
- On short channels unless the receiver can operate with ~12.5 dB VEC then a receiver such as 10T FFE would be required

## ❑ At TP5

- Given ASIC BGA not included the VEC even for weakest equalizer need to be set to  $\leq 7$  dB.

# Summary

- ❑ **The reference equalizer is a software equalizer in the scope**
  - The reference equalizer has to be weaker than actual equalizer given the slicer has 2-4 dB higher VEC
- ❑ **Receiver considered for this study are 5T FFE, 4T DFE, 5T FFE+1T DFE, and 10T FFE**
  - 4T DFE performs better on lossy channel but 5T FFE actually performs better on reflective channels
  - On short reflective channel 5T FFE has VEC of 11.5 dB and 4T DFE has VEC of 12.3 dB
  - To mitigate (reduce  $VEC < 9$  dB) effect of short reflective channel  $\sim 10T$  FFE or DFE would be necessary
- ❑ **One option is to go ahead and define 10T FFE or floating tap DFE with 10T span to mitigate reflective channel effects but this will result in high power for every implementation**
  - Given that signal is very large  $> 20$  mV on short channel some receiver might be able to operate at 12.5+ dB of VEC
  - Some receivers may not be able to operate with 12.5 dB VEC and instead may implement longer FFE/DFE then we need to make sure VEC improves with more taps.
- ❑ **C2M TP1, TP4, and TP5 recommended limits based on 5T FFE (4 post) scope reference equalizer**
  - TP1a EH=10 mV,  $VEC \leq 10.8$  dB, EW=TBD
    - If  $VEC > 10.8$  dB then test with longer than 5T FFE to see if VEC drops below x dB
  - TP4 EH=40 mV, VEC=7 dB, EW=TBD
  - TP5 EH=16 mV, VEC=9.5 dB, EW=TBD.