# Bit-error monitoring for FEC protected interfaces

Eric Maniloff Ciena

IEEE P802.3ct Task Force, Waikoloa, November 2019

#### Intro

- Review of Clause 91 & 119 RS FEC Monitoring
- Justification for pre-FEC bit-error ratio monitoring
- Recommendations for FEC monitoring for 100GBASE-ZR

### Comments being addressed

C/ 45	SC 45.2.1.18	6 P4	5	L <b>24</b>	#	14
Maniloff, Eric		Ciena	I			
Comment SC-FI bits (p	<i>Type</i> <b>T</b> EC needs counter pre-Fec bit-errors)	<i>Comment Status</i> s defined to allow m and total bits would	<b>D</b> onitori provid	ng pre-FEC BER. Co e this.	ounters	for corrected
SuggestedRemedy Add 64 bit counters for these						
Proposed	Response	Response Status	0			
C/ 153	SC 153.2.5	P <b>9</b>	3	L <b>30</b>	#	15
Maniloff, Eric		Ciena	I			
<i>Comment</i> Table	<i>Type</i> <b>T</b> 153-2 should defi	Comment Status ne registers for calc	<b>D</b> ulating	pre-FEC BER.		
Suggeste Add c	dRemedy corrected bits and	total bits to Table 15	3-2			
Proposed Response		Response Status	ο			

## Monitoring for RS FEC

- Clause 91 and 119 included counts for Corrected Codewords, Uncorrected Codewords, and Symbol Errors
- Symbol error counts can be used to measure symbol error ratio
  - Approximation for Bit-error ratio

MDIO status variable	PCS register name	Register/bit number	PCS status variable
PCS FEC corrected codewords	PCS FEC corrected codewords counter register	3.802, 3.803	FEC_corrected_cw_coun ter
PCS FEC uncorrected codewords	PCS FEC uncorrected codewords counter register	3.804, 3.805	FEC_uncorrected_cw_co unter
PCS FEC symbol errors, PCS lanes 0 to x	PCS FEC symbol error counter register, lanes 0 to <i>x</i>	3.600 to 3.631	FEC_symbol_error_coun ter_ <i>i</i>

## RS(544,514,10) BER

- Post FEC 1E-13 at Pre FEC ~3.1E-4
  - ~24s/bit-error post FEC for 400GbE
- Post FEC 2E-18 at pre FEC ~1.5E-4
  - ~14 days/bit-error post FEC for 400GbE
- < 0.5dBQ difference between these points</li>
- Symbol Error count provides a means to determine operating margin



## Staircase FEC performance

- Staircase FEC has a steep FEC threshold
- Monitoring of BER is needed to ensure there is sufficient operating margin
- This is especially important for DWDM systems that may be partially filled start of life



Staircase FEC Data from ITU-T G.709.2/Y.1331.2 (07/2018)

## BER calculation

- Counts for corrected bits and total bits can be used for bit-error ratio calculation
  - Minimally corrected bits would be sufficient
- Time to saturate counters (times in seconds):
  - Assumes 1% BER for 100G & 2% BER for 400G

bits	100GBASE-ZR bits	100GBASE-ZR errors
32	0.04	4
48	2513	251317
64	1.65E+08	1.65E+10

bits	400GBASE-ZR bits	400GBASE-ZR errors
32	0.01	0.45
48	586	29320
64	3.84E+07	1.92E+09

## Recommended parameters to add

- Table 45-150 includes:
  - FEC corrected codewords (32b) and FEC uncorrected codewords (32b)
- Recommend to add the following counters
  - FEC corrected bit counts (48b or 64b) RO, NR
    - The total number of bits corrected by the FEC algorithm
  - FEC total bit counts (48b or 64b) RO, NR
    - The total number of bits processed by the FEC algorithm