Loop Aggregation Discovery

Hugh Barrass

(supplemental to baseline proposed by Klaus Fosmark)


barrass_2_09_02.pdf

IEEE802.3ah EFM TF September 2002


hbarrass@cisco.com

Loop Aggregation Discovery

- Loop aggregation as described by Klaus Fosmark (fosmark 1 0302.pdf) requires a simple and resilient discovery mechanism
- **Consider options**
 - **Propose (with detail) a solution** How do we discover the connectivity? Copper Loop #1 DSL Copper Loop #2 DSL MII Copper Loop #3 DSL



Reminder of "dream system"



- Any connection between MII's and PMI's
- Implementation could use arbitrary number of MII's vs PMI's
- System vendor could choose optimal ratio

Discovery problems

 Default settings at either end may not permit passage of frames across all loops

e.g. # PMI > # MII -> some PMI's not used until loop aggregation initialized

"Loop confusion" means that no assumptions can be made about connectivity

Can't assume that PMI-2 at LT connects to PMI-2 at NT (even if PMI-1 connects)

- Possibility that alien devices are performing similar function in same plant More unbundling difficulties...
- Host may address PCS (& thus MII) directly, or may address PMA/PMD (thus PMI) directly

Mechanism for explicit access to EOC/VOC for a specific loop

Discovery options

Extend 802.3ad - LACP

Differences to link aggregation too great

Danger of overloading existing function (& breaking it!)

New frame based discovery protocol

Collision problem for cross-connected installations

No way for MAC control to "direct" a frame out of a particular PMI

No way to tell MAC control which PMI received the frame

Use new PHY layer mechanism

Low level, limited flexibility

Keeps "architectural purity" of layers


==> Propose PHY layer mechanism

Required PHY functions


- Mechanism for MDIO access to local & remote PMA/PMD, PCS
 Already a requirement for OAM, PMD and loop aggregation control
- CPE device must fix its MII to PMI mapping before discovery Each PMI is fixed to one MII - otherwise complexity increases exponentially Limits capabilities, linkage written by CO after discovery
- Remotely writeable and readable register in PCS
 Ideally >48 bit, may require multiple operations to read/write
 Only need 1 per MII in any aggregateable PHY device
 Referred to as "remote_discovery_register"
- Host access to remote register

Uses MDIO addressing to access local PMA/PMD (1-32) This gives access to remote PMA/PMD across loop – use g.994 messaging Read/write "remote_discovery_register"

Required PHY functions (2)



Discovery process



Note that this process is implemented in the host system

It is assumed that the host system will optimize serial vs parallel implementation

This process must be repeated for each "aggregation domain"

After discovery

- Host has a map of all possible aggregation possibilities
- 802.3ah does not specify how to use aggregation

Manual, automatic etc.

Locking is a problem

Control of loop aggregation is master-slave

Similar approach to PMD control

Program remote aggregation control registers (linkage)


Problem!

- What if two hosts are trying to discover in the same binder?
- Needs a mechanism for collision detection or avoidance
- Write host MAC address into remote_discovery_register
 Gives means of collision detection
 Needs atomic operation for guaranteed collision avoidance
- Explore collision scenarios with and without atomic operation

Atomic - "read register and write xxx if zero"


Similar to operations used in parallel computing

Collision detection/avoidance



September 2002

Collision detection/back off



Summary – so far...

- Method for Loop Aggregation discovery
- Compatible with Klaus' baseline

fosmark_1_0302.pdf

- Uses PHY layer communication for control of PHY layer aggregation Architectural purity!
- Minimal overhead

R/w pathway through remote PMA/PMD to remote PCS

48 bit register

Larger register will ease parallel operation for large concentrator

- Special requirements
 - **Atomic operation**

Auto reset timeout

Proposal

Add remote_discovery_register

48 bit width

One per MII (aggregateable PHY)

Accessible through EOC/VOC

Atomic operation

"set if clear"

Trivial implementation – preferable to pseudo random back off

- Only register is implemented in PHY, all else in host s/w Algorithm may be proposed for reference
- CPE linkage registers must be remotely writeable

To allow CPE to know the results of the discovery

Further complexities

• "Dream System" at both ends

Mind-blowing complexity

Restrictions and simplifications


Limitations and practical applications

- Multiple aggregateable hosts cross-connected Necessity for locking Levels of separation...
- Other issues

Remote_aggregation_register self clear Implications for fast failover

High-end CPE


CPE capable of multiple MIIs & flexible MII to PMI connections




September 2002

Simplification

CPE chooses PMI to MII mapping before enabling links



After optimal configuration



Reconfigures CPE (as shown)

Summary of restrictions

- NT device must fix PMI to MII mapping before enabling links Could be software, firmware, permanent fix etc.
 Each set of PMIs (with one MII) behaves autonomously One remote discovery register per MII
- PMI to MII mapping may be changed

Scope for optimization by other entities

All links must be taken down during PMI to MII change


Reduced complexity for discovery

Ultimate optimization still possible

Problems of Cross Connection


Multiple LT devices connected to NT device

Maybe from same head end, maybe from separate devices



MAC level discovery

 Only PHY-layer mechanisms will work for discovery MAC layer (or any other) does not work (this includes OAM frames) devices
 CO Simplified problem
 CPE device




to allow multiple hosts to contact the MAC entity through the MI

IEEE802.3ah EFM TF
September 2002

PHY level discovery

Use of the remote_discovery_register simplifies everything

Remote MAC is oblivious (→ can re-use existing silicon)




After discovery

• The first host to discover the NT keeps it locked – prevents collisions/confusion

Later hosts will see locked register contents (other entity may optimize)

Host releases lock itself or NT releases lock after linkdown (+ timeout)



Self-clear / timeout

- If a host is unexpectedly lost (e.g. links go down)...
 NT must clear remote_discovery_register
 Otherwise redundant links won't come up
- Timeout must be based on PMI-MII mapping

Already set by controlling host When links corresponding to all enabled PMI's are down – timeout... ... then clear remote_discovery_register

Why not immediate clear?

Must allow for "micro-interruptions" – no unnecessary reconfigure After first discovery, PMI enables must be set (allow 30 seconds) Fast changeover may be achieved by clearing registers directly

Altogether...

New register "remote_discovery_register

64 (or 48) bit, write/readable from remote, one per MII Atomic "set-if-clear" operation:

writes only if currently zero, returns contents with ACK/NACK

Multiple MII, NT must set MII to PMI mapping

Before enabling links (hard, soft, firm – whatever!)

LT host will set PMI enables for aggregation

Gated with link state to control Tx fragmentation

- NT auto-clear remote_discovery_register when... All links corresponding to PMI enables are down and... Wait 30 second timeout
- All the rest should be out of scope...



Definitions and assumptions

Define "aggregateable PHY"

Physical layer interface for multiple PMI's which supports aggregation across those PMI's. This may be one or more devices. There may be multiple separate "aggregateable PHYs" within one high density device.

Define "dumb CPE"

A CPE device which does not have any capability (or intention) to control any part of the physical layer connection. Such a device may not have a processor capable of communicating across the MDIO interface. It may not be programmed with a MAC address or be capable of responding to MAC control frames.

Assume aggregation control as described by Klaus

At least within each "aggregateable device"

Assume host (LT) is smart, CPE may be dumb

Mechanism must work in the presence of this asymmetry

Assume only default connectivity with remote PHY devices

At least one PMI will be connected to an MII, no more can be assumed