

# Updated PD state diagram v100



#### 33.3.3.5 State diagrams

### Change Figure 33–16 as follows:



#### 33.3.7.1 Input voltage

## Add new paragraph at the end of 33.3.7.1 as follows:

Interoperability between PSE and PD is no longer guaranteed when the PD is in the MDI\_POWER1, MDI\_POWER\_DLY, or MDI\_POWER2 state and  $V_{PD}$  falls below  $V_{Off}$ , until the PD is reset by bringing  $V_{PD}$  below  $V_{Reset}$ .