

+-----	-----+ <td>1</td>	1
	8802-3/802.3 REVISION REQUEST 1113	2
+-----	=====+ <td>3</td>	3
		4
DATE:	17th September, 2003	5
NAME:	Peter Bradshaw	6
COMPANY/AFFILIATION:	BitBlitz Communications	7
E-MAIL:	pbradshaw@bitblitz.com	8
		9
REQUESTED REVISION:		10
STANDARD:	IEEE Std. 802.3ae-2002	11
CLAUSE NUMBER:	45.2.3 (see proposed revision for details)	12
CLAUSE TITLE:	PCS registers	13
		14
PROPOSED REVISION TEXT:		15
1a. In 45.2.3.1.2:		16
INSERT BEFORE: For all other port types when operating at 10 Gb/s, the		17
PCS loopback functionality is not applicable and writes to this bit shall		18
be ignored and reads from this bit shall return a value of zero.		19
THIS: For 10GBASE-X port types when operating at 10 Gb/s, the PCS loopback		20
functionality is optional. If implemented, this bit may set a loopback		21
mode of operation. If loopback is not implemented, writes to this bit		22
shall be ignored and reads from this bit shall return a value of zero.		23
		24
1b. In 45.2.3.9:		25
REPLACE: Table 45-36, replace 3.24.10:4 by 3.24.9:4, and add a new		26
row above with:		27
		28
3.24.10 Loopback Capability		29
1 = 10GBASE-X PCS has the ability to perform a loopback function		30
0 = 10GBASE-X PCS does not have the ability to perform a loopback		31
function RO ,		32
		33
For details see attached draft.		34
		35
RATIONALE FOR REVISION:		36
802.3ae-2002 Section 44A7 (including Figure 44A-7) implies a possible		37
loopback ability at all of the PMA, WIS and PCS sublayers (explicitly		38
omitting WIS if not present). Other parts of 8002.3ae specify:-		39
		40
A.) PMA loopback (45.2.1.1.4) is mandatory or optional, depending on the		41
PMA type, the ability being advertised in bit 1.8.0;		42
B.) PCS loopback is mandatory for a 10G-BASE-R PCS, but is forbidden for		43
all other PCS types (45.2.3.1.2). However, a device incorporating WIS is		44
expected to incorporate or involve a 10GBASE-R PCS as well, so some level		45
of PCS loopback is likely to be provided there as well. In particular,		46
the assertion that such a loopback is 'not applicable' seems an		47
unnecessary and unproductive restriction.		48
		49
The proposed changes remove the prohibition against loopback in a		50
10GBASE-X PCS device, making it optional. If present, the 3.24.10 bit can		51
		52
		53
		54

be used to advertise its presence, since this register is required in a
10GBASE-X PCS, and the bit usage corresponds to that used in some XGXS
devices without conflict.

IMPACT ON EXISTING NETWORKS:

Current compliant devices are still in compliance, since they do not have
the loopback* and the advertising bit would say so. A system that did not
expect to utilize such a loopback probably ignores bit 3.24.10 in any
case (it should), and will not set bit 3.0.14, and a system that does
will determine from 3.24.10 whether it may.

*Side bet: I suspect many do, but implement it via some other mechanism,
such as via a vendor-specific register.

```
+-----+  
| Please attach supporting material, if any | 17  
| Submit to:- Bob Grow, Chair IEEE 802.3 | 18  
| E-Mail: Bob.Grow@intel.com | 19  
| |  
| +---- For official 802.3 use -----+ | 21  
| | REV REQ NUMBER: 1113 | 22  
| | DATE RECEIVED: 17th September, 2003 | 23  
| | EDITORIAL/TECHNICAL | 24  
| | ACCEPTED/DENIED | 25  
| | BALLOT REQ'D YES/NO | 26  
| | COMMENTS: 29-Sep-04 Ver: D1.1 Status: W | 27  
+-----+-----+-----+-----+-----+-----+-----+-----+-----+  
| For information about this Revision Request see - | 29  
| http://www.ieee802.org/3/maint/requests/revision\_history.html#REQ1113 | 30  
+-----+-----+-----+-----+-----+-----+-----+-----+-----+
```

45.2.3.1.2 Loopback (3.0.14)

Change the first paragraph of subclause 45.2.3.1.2 as follows:

The 10GBASE-R PCS shall be placed in a Loopback mode of operation when bit 3.0.14 is set to a one. When bit 3.0.14 is set to a one, the 10GBASE-R PCS shall accept data on the transmit path and return it on the receive path. The specific behavior of the 10GBASE-R PCS during loopback is specified in 49.2. For 10GBASE-X port types when operating at 10 Gb/s the PCS loopback functionality is optional. If implemented, this bit may set a loopback mode of operation. If loopback is not implemented, writes to this bit shall be ignored and reads from this bit shall return a value of zero. For all other port types when operating at 10 Gb/s, the PCS loopback functionality is not applicable and writes to this bit shall be ignored and reads from this bit shall return a value of zero.

45.2.3.9 10GBASE-X PCS status register (Register 3.24)

Change Table 45-37 of subclause 45.2.3.9 as follows:

Table 45-37—10GBASE-X PCS status register bit definitions

Bit(s)	Name	Description	R/W ^a
3.24.15:13	Reserved	Ignore when read	RO
3.24.12	10GBASE-X lane alignment status	1 = 10GBASE-X PCS receive lanes aligned 0 = 10GBASE-X PCS receive lanes not aligned	RO
3.24.11	Pattern testing ability	1 = 10GBASE-X PCS is able to generate test patterns 0 = 10GBASE-X PCS is not able to generate test patterns	RO
3.24.10	<u>Loopback Capability</u>	<u>1 = 10GBASE-X PCS has the ability to perform a loop-back function</u> <u>0 = 10GBASE-X PCS does not have the ability to perform a loopback</u>	<u>RO</u>
3.24.9+0:4	Reserved	Ignore when read	RO
3.24.3	Lane 3 sync	1 = Lane 3 is synchronized 0 = Lane 3 is not synchronized	RO
3.24.2	Lane 2 sync	1 = Lane 2 is synchronized 0 = Lane 2 is not synchronized	RO
3.24.1	Lane 1 sync	1 = Lane 1 is synchronized 0 = Lane 1 is not synchronized	RO
3.24.0	Lane 0 sync	1 = Lane 0 is synchronized 0 = Lane 0 is not synchronized	RO

^aRO = Read Only