|  |  |  |
| --- | --- | --- |
| INTERNATIONAL TELECOMMUNICATION UNION | | **STUDY GROUP 15** |
| **TELECOMMUNICATION STANDARDIZATION SECTOR**  STUDY PERIOD 2013-2016 | | TD 410 Rev.1 (PLEN/15) |
| **English only**  **Original: English** |
| **Question(s):** | 13/15 | 22 June - 3 July 2015 |
| **TD** | | |
| **Source:** | Editor G.8273/Y.1368 | |
| **Title:** | Draft Amendment 2 to Recommendation ITU-T G.8273/Y.1368 (2013) (for Consent, 3 July 2015) | |

# Abstract

This document contains the draft of the ITU-T Amendment2of the Recommendation G.8273/Y.1368 as agreed at the meeting in San Jose, March 02-06, 2015. This amendment is proposed for consent at the plenary meeting in Geneva, 22 June - 3 July 2015.

Draft Amendment 2 to Recommendation ITU-T G.8273/Y.1368 (2013)

Framework of phase and time clocks: Amendment 2

Summary

Amendment 2 to Recommendation ITU-T G.8273/Y.1368 (2013) adds:

* Clause A.6 after clause A.5
* Appendix III “Synchronous Ethernet transient testing methodology” after Appendix II of G.8273/Y.1368

Draft Amendment 2 to Recommendation ITU-T G.8273/Y.1368 (2013)

Framework of phase and time clocks: Amendment 2

# Annex A.6

Add the following clause A.6 after A.5:

## “A.6 Clocks containing Media Converters

Some clocks may use alternative physical layer technology to inter-connect to the next clock in the chain. For example, the input may be Ethernet and the output may be microwave. To simplify the measurement of these devices, the performance can be measured as a back-to-back pair, such that the measurement reference points are the Ethernet interface of the first media converter, and the Ethernet output port of the second device (as shown in Figure A.6-1). It may also be possible to measure a chain of such devices in the same way.




Figure A.6-1 Demarcation of measurement points for testing media converter nodes

The appropriate budget allocation for a back-to-back pair, or for a chain of such devices, is for further study and will be described in the relevant clock specification.”

# Appendix III

Add the following Appendix III after Appendix II:

“Appendix III  
  
Synchronous Ethernet transient testing methodology

(This appendix does not form an integral part of this Recommendation.)

This appendix address the test method to measure the effects of a SyncE transient being received from an upstream T-BC. Note that the output signal is measured without a measurement filter. The timing of events in each of the test methods should be accurate to within ±1%

A model for the T-BC is shown in Figure III.1; this does not imply any implementation.



**Figure III.1 - Example NE with EEC and T-BC functions**

For all the test methods, the output performance is described in the relevant clock specification. For example, in the case of a T-BC, it is described in Annex B of G.8273.2.

**Method 1**

1. Input an ideal SyncE signal with QL-PRC at Interface Y and an ideal IEEE 1588 signal at Interface X;
2. Wait for the T-BC to be fully stabilized;
3. Start the SyncE transient input signal pattern (e.g., G.8262 transient noise) at Interface Y, and send ESMC with QL-EEC at Interface Y between 1800ms and 2000ms after the start of the transient based on the time of holdover message of G.781;
4. Wait until 15 seconds (the longest duration before the second transient) after the start of the syncE transient
5. Send ESMC with QL restored to QL-PRC at Interface Y after the 15s mark of step 4, between 180 ms and 500 ms based on the time of the switching message of G.781
6. Wait 85 seconds and end the test.

The SyncE transient input signal pattern is shown in Figure III.2




Figure III.2 – Method 1 SyncE Transient Input Pattern

**Method 2**

1. Input an ideal SyncE signal with QL-PRC at Interface Y and an ideal IEEE 1588 signal at Interface X;
2. Wait for the T-BC to be fully stabilized;
3. Disconnect the input SyncE link at Interface Y;

Note: Disconnecting the SyncE link can be accomplished by several methods (e.g. disconnecting the cable, disabling the port, etc.).

1. After 15 seconds, restore the input SyncE link at Interface Y;
2. Wait 85 seconds and end the test.

NOTE – This test may not be applicable or possible in all circumstances. For example, if the SyncE and PTP messages are provided via a common physical port, the SyncE cannot be disconnected without also disconnecting the PTP

**Method 3**

1. Input an ideal SyncE signal with QL-PRC at Interface Y and an ideal IEEE 1588 signal at Interface X
2. Wait for the T-BC to be fully stabilized;
3. Input ESMC with QL degraded to QL-EEC at Interface Y;
4. After 15 seconds, restore the input ESMC with QL restored to QL-PRC at Interface Y;
5. Wait 85 seconds and end the test.”

**\_\_\_\_\_\_\_\_\_\_\_\_\_\_**