|  |  |  |
| --- | --- | --- |
| INTERNATIONAL TELECOMMUNICATION UNION | | **STUDY GROUP 15** |
| **TELECOMMUNICATION STANDARDIZATION SECTOR**  STUDY PERIOD 2013-2016 | | TD 613 Rev. 1(PLEN/15) |
| **English only**  **Original: English** |
| **Question(s):** | 13/15 | Geneva, 19-30 September 2016 |
| **TD** | | |
| **Source:** | Editor G.8272.1/Y.1367.1 | |
| **Title:** | Draft Recommendation ITU-T G.8272.1/Y.1367.1 (for Consent, 30 September 2016) | |

**Abstract**

This version of the Recommendation contains the latest draft of the ITU-T draft Recommendation G.8272.1/Y.1367.1. It contains the agreements reached at the last meeting held in Geneva, 19-30 September 2016.

This TD presents the latest draft revised Recommendation G.8272.1/Y.1367 (for Consent, 30 September 2016).

Recommendation ITU-T G.8272.1/Y.1367.1

Timing characteristics of enhanced primary reference time clocks

Summary

Recommendation ITU-T G.8272.1/Y.1367.1 specifies the requirements for enhanced primary reference time clocks (ePRTCs) suitable for time and phase synchronization in packet networks. It defines the error allowed at the time output of the ePRTC.

These requirements apply under the normal environmental conditions specified for the equipment.

# Keywords

Time synchronization, phase synchronization, frequency synchronization, primary reference clock

# Scope

This Recommendation specifies the requirements for enhanced Primary Reference Time Clocks (ePRTCs) suitable for time, phase, and frequency synchronization in packet networks. These requirements apply under the normal environmental conditions specified for the equipment.

The enhanced PRTC provides a reference time signal traceable to a recognized time standard (e.g. UTC) and also a frequency reference. Compared to the PRTC as defined in [ITU-T G.8272], the ePRTC is subject to more stringent output performance requirements and includes a frequency input directly from an autonomous primary reference clock. The performance of the autonomous primary reference clock for this particular application is specified in Annex A of this recommendation.

An enhanced PRTC provides the reference signal for time, phase, and frequency synchronization for clocks within a network or section of a network. In particular, the ePRTC can also provide the reference signal to the telecom grand master (T-GM) within the network node where the ePRTC is located.

This Recommendation defines the ePRTC output requirements. The requirements for the ePRTC integrated with a telecom grand master (T-GM) clock are for further study.

# 2 References

The following ITU-T Recommendations and other references contain provisions which, through reference in this text, constitute provisions of this Recommendation. At the time of publication, the editions indicated were valid. All Recommendations and other references are subject to revision; users of this Recommendation are therefore encouraged to investigate the possibility of applying the most recent edition of the Recommendations and other references listed below. A list of the currently valid ITU-T Recommendations is regularly published. The reference to a document within this Recommendation does not give it, as a stand-alone document, the status of a Recommendation.

[ITU-T G.703] Recommendation ITU-T G.703 (2016), *Physical/electrical characteristics of hierarchical digital interfaces*.

[ITU-T G.810] Recommendation ITU-T G.810 (1996), *Definitions and terminology for synchronization networks*.

[ITU-T G.811] Recommendation ITU-T G.811 (1997), *Timing characteristics of primary reference clocks*.

[ITU-T G.8260] Recommendation ITU-T G.8260 (2015), *Definitions and terminology for synchronization in packet networks*.

[ITU-T G.8271] Recommendation ITU-T G.8271/Y.1366 (2016), *Time and phase synchronization aspects of packet networks*.

[ITU-T G.8273] Recommendation ITU-T G.8273/Y.1368 (2013), *Framework of phase and time clocks*.

[ITU-T G.8272] Recommendation ITU-T G.8272/Y.1367 (2015), *Timing characteristics of primary reference time clocks*

# 3 Definitions

Definitions related to synchronization are contained in [ITU-T G.810] and [ITU-T G.8260].

# 4 Abbreviations and acronyms

This Recommendation uses the following abbreviations and acronyms:

ePRTC Enhanced Primary Reference Time Clock

GNSS Global Navigation Satellite System

MTIE Maximum Time Interval Error

PRC Primary Reference Clock

PRTC Primary Reference Time Clock

PPS Pulse Per Second

PTP Precision Time Protocol

SSU Synchronization Supply Unit

T-GM Telecom Grand Master

TDEV Time Deviation

UTC Coordinated Universal Time

# 5 Conventions

None.

# 6 Time error, wander and jitter in locked mode

The noise generation of an ePRTC is characterized by two main aspects:

– the constant time error (time offset) at its output compared to the applicable primary time standard (e.g., UTC);

– the amount of phase error (wander and jitter) produced at its output.

For characterization of the second aspect described above (phase error) the calculation of the maximum time interval error (MTIE) and the time deviation (TDEV) is useful.

Clause 6.1 defines the time error requirements applicable at the output of the ePRTC, which correspond to the combination of the two aspects described above (constant time error and phase error). No requirement is defined for the constant time error component taken alone, only when it is combined with the phase error.

Clauses 6.2 and 6.3 define the wander and jitter requirements applicable at the output of the ePRTC, which correspond to the second aspect described above (phase error).

The performance of the output of the combined ePRTC and T-GM function is for further study.

## 6.1 Time error in locked mode

Under normal, locked operating conditions, the time output of the ePRTC should be accurate to within 30 ns or better when verified against the applicable primary time standard (e.g., UTC). For the ePRTC this value includes all the noise components, i.e., the constant time error (time offset) and the phase error (wander and jitter) of the ePRTC. The combined ePRTC and T-GM function is for further study.

Normal, locked operating conditions mean that:

– The ePRTC is fully locked to the incoming reference time signal, and is not operating in warm-up.

– There are no failures or facility errors in the reference path, including but not limited to antenna failures.

– The environmental conditions are within the operating limits specified for the equipment.

– The equipment is properly commissioned and calibrated for fixed offsets such as antenna cable length, cable amplifiers and receiver delays.

– The reference time signal (e.g., GNSS signal) is operating within limits, as determined by the relevant operating authorities.

– If the reference time signal is operated over a radio system such as a global navigation satellite system (GNSS), multipath reflections and interference from other local transmissions, such as jamming, must be minimized to an acceptable level.

– There are no extreme propagation anomalies, such as severe thunderstorms.

## 6.2 Wander in locked mode

The wander requirements apply to all the interfaces listed in clause 9.2.2.

When the ePRTC is in the normal, locked mode of operation, the wander, expressed in MTIE, measured using a similar configuration as the synchronized clock configuration defined in Figure 1a of [ITU-T G.810] (with the use of a time standard instead of a frequency standard), should have the following limits:

Table 1 – Wander generation (MTIE)

|  |  |
| --- | --- |
| MTIE limit [ns] | Observation interval τ [s] |
| 4 | 0.1 < τ ≤ 1 |
| 0.11114 × τ + 3.89 | 1 < τ ≤ 100 |
| 0.0375 × 10−3τ + 15 | 100 < τ ≤ 400 000 |
| 30 | τ > 400 000 |

The resultant requirements are shown in Figure 1.



Figure 1 – MTIE as a function of an observation (integration) interval 

NOTE 1 – For the 1 PPS output interface, the MTIE mask is applicable for observation intervals greater than or equal to 1 second.

When the ePRTC is in the normal, locked mode of operation, the wander, expressed in TDEV, measured using a similar configuration as the synchronized clock configuration defined in Figure 1a of [ITU-T G.810] (with the use of a time standard instead of a frequency standard), should have the following limits:

Table 2 – Wander generation (TDEV)

|  |  |
| --- | --- |
| TDEV limit [ns] | Observation interval τ [s] |
| 1 | 0.1 < τ ≤ 30 000 |
| 3.33333× 10–5τ | 30 000 < τ ≤ 300 000 |
| 10 | 300 000 < τ < 1 000 000 |

The resultant requirements are shown in Figure 2.




Figure 2 – TDEV as a function of an observation (integration) interval 

NOTE 2 – For the 1 PPS output interface, the TDEV mask is applicable for observation intervals greater than or equal to 1 second.

The applicable MTIE and TDEV requirements for 1 PPS output interfaces are based on the time interval error of the 1 PPS signal taken at one sample per second and without any low-pass filtering.

The applicable MTIE and TDEV requirements for Synchronous Ethernet, 2 048 kHz, 2 048 kbit/s and 1 544 kbit/s output interfaces are measured through an equivalent 10 Hz, first-order, low-pass measurement filter, at a maximum sampling time τ0 of 1/30 seconds.

The applicable MTIE and TDEV requirements for an Ethernet interface carrying PTP messages are for further study.

## 6.3 Jitter

## 6.3.1 Output port jitter

While most specifications in this Recommendation are independent of the output interface at which they are measured, this is not the case for jitter generation. Jitter generation specifications must utilize existing specifications that are currently specified differently for different interfaces. These requirements are stated separately for some of the interfaces identified in clause 9.

The applicable jitter requirements for 2 048 kHz, 2 048 kbit/s, 1 544 kbit/s, and 10 MHz output interfaces are defined in [ITU T G.811].

The intrinsic jitter for the other interfaces identified in clause 9 is for further study.

## 6.3.2 Input port jitter tolerance

The 10 MHz input interface should tolerate jitter as defined by G.811 for the 10 MHz output interface.

The jitter tolerance for the other interfaces identified in clause 9 is for further study.

# 7 Phase discontinuity

The phase discontinuity for an ePRTC is for further study.

8 **Transient response and holdover performance**

**8.1 Transient between time locked and frequency reference locked**

For the transition from time locked to frequency reference locked, the MTIE mask in clause 6.2 applies for a period up to 900 seconds.

The transition from frequency reference locked to time locked is for further study.

**8.2 Phase/Time holdover based on local frequency reference during loss of phase/time input**

When an ePRTC loses all its input phase and time references, it enters the phase/time holdover state. Under these circumstances, the ePRTC will rely on an autonomous PRC frequency reference input.

The phase/time holdover requirement bounds the maximum excursions in the output timing signal. Additionally, it restricts the accumulation of the phase movement during input signal impairments or internal disturbances.

For the ePRTC-A, the holdover requirements are as follows:

* From the start of phase/time holdover, after 30 days of continuous normal operation, the time output of the ePRTC should be accurate, when verified against the applicable primary time standard (e.g. UTC), to within a value increasing linearly from 30 ns to 100 ns over a 14 day period, as defined in Table 3 and shown in Figure 3.

For the ePRTC-B, a higher-performance ePRTC, the holdover requirements are as follows:

* For further study.

Table 3 – ePRTC phase/time holdover requirements

|  |  |  |
| --- | --- | --- |
|  | Time *t* (s) | Time Error Δ*x*(*t*) (ns) |
| ePRTC-A | 0 < *t* ≤ 1 209 600 (14 days) | |Δ*x*(*t*)| ≤ 30 + 5.787037×10-5*t* |
| ePRTC-B | For further study | For further study |
| Note: *t*=0 represents the start of holdover | | |



Figure 3 – ePRTC-A phase/time holdover requirements

NOTE: Additional background information on these ePRTC holdover requirements is included in Appendix II of this Recommendation.

# 9 Interfaces

The requirements in this Recommendation are related to reference points that may be internal to the equipment or network equipment (NE) in which the ePRTC is embedded and are, therefore, not necessarily available for measurement or analysis by the user. Consequently, the performance of the ePRTC is not specified at these internal reference points, but rather at the external interfaces of the equipment.

Note that not all of the interfaces below need to be implemented on all equipment.

## 9.1 Phase and time interfaces

The output phase and time interfaces specified for the equipment in which the ePRTC may be contained are:

– ITU-T V.11-based time/phase distribution interface, as defined in [ITU-T G.703] and [ITU‑T G.8271];

For the ePRTC V.11-based time/phase distribution interface, it is necessary to limit cable length to 5 m or less and a high quality cable should be used. The following requirements apply:

– The 1 PPS signal generation accuracy of the timing master tolerance is ±4 ns

– The cable delay compensation accuracy tolerance is ±2 ns

– The 1 PPS signal detection accuracy at the slave tolerance is ±4 ns

– 1 PPS 50 Ω phase-synchronization measurement interface, as defined in [ITU-T G.703] and [ITU‑T G.8271];

– other interfaces are for further study;

## 9.2 Frequency interfaces

In addition to phase and time interfaces, frequency interfaces are used.

**9.2.1 Inputs**

At least one input frequency interface must be provided from an autonomous primary reference clock. The input frequency interfaces specified for the equipment in which the ePRTC may be contained are:

– 2 048 kHz interfaces according to [ITU-T G.703] with additional jitter and wander requirements as specified herein (see Note);

– 2 048 kbit/s interfaces according to [ITU-T G.703] with additional jitter and wander requirements as specified herein (see Note);

– 10 MHz interfaces according to [ITU-T G.703] with additional jitter and wander requirements as specified herein;

– other interfaces are for further study.

Performance requirements of the autonomous primary reference clock are given in Annex A of this document.

Note: The requirements for jitter for the 2 048 kHz and 2 048 kbit/s interfaces need to be tighter than what is defined in [ITU-T G.703] and [ITU-T G.811] to meet the ePRTC requirements. The exact values are for further study.

**9.2.2 Outputs**

At least one output frequency interface must be provided. The output frequency interfaces specified for the equipment in which the ePRTC may be contained are:

– 2 048 kHz interfaces according to [ITU-T G.703] with additional jitter and wander requirements as specified herein;

– 1 544 kbit/s interfaces according to [ITU-T G.703] with additional jitter and wander requirements as specified herein;

– 2 048 kbit/s interfaces according to [ITU-T G.703] with additional jitter and wander requirements as specified herein;

– synchronous Ethernet interfaces;

– ITU-T V.11-based time/phase distribution interface, as defined in [ITU-T G.703] and [ITU‑T G.8271];

– 1 PPS 50 Ω phase-synchronization measurement interface, as defined in [ITU-T G.703] and [ITU-T G.8271];

– 10 MHz interfaces according to [ITU-T G.703]; with additional jitter and wander requirements as specified herein;

– other interfaces are for further study.

Annex A

**ePRTC autonomous primary reference clock requirements**

(This annex forms an integral part of this Recommendation.)

The wander on a frequency interface from the autonomous primary reference clock, expressed in TDEV, measured using the independent clock configuration defined in Figure 2a/G.810 should have the limits in Table A.1 and shown in Figure A.1:

Table A.1 – Wander generation (TDEV)

|  |  |
| --- | --- |
| TDEV limit [ns] | Observation interval τ [s] |
| 1 | 0.1 < τ ≤ 10 000 |



Figure A-1 – TDEV as a function of an observation (integration) period 

Note: Clarifying the term “autonomous” in the context of this document, a cesium atomic clock is an example of an autonomous primary reference clock. A GNSS timing receiver, on the other hand, is not an example of an autonomous primary reference clock, as it relies on external signals for establishing precise time and frequency.

Appendix I  
  
ePRTC functional model

(This appendix does not form an integral part of this Recommendation.)

A simplified model of the ePRTC is provided in this appendix to describe its functionality and to define the various interfaces and functions that collectively define an ePRTC.

Figure II.1 represents a functional model and it is not intended to specify any specific implementation.



Figure II.1 – ePRTC functional model

NOTE – The output interfaces shown in Figure II.1 correspond to logical interfaces; in some ePRTC implementations, the time logical interface and the phase logical interface may be merged into the same phase/time physical interface. In addition to the time reference, the time logical interface may carry associated information on the traceability of the reference.

The main function of an ePRTC is to deliver a primary time reference to be used in time and/or phase synchronization of other clocks of the network.

An ePRTC receives a time reference from a system having access to a recognized primary time standard (e.g., from a global navigation satellite system or from a national laboratory participating in time standards generation) and delivers this reference signal to other clocks within a network or section of a network.

The main difference between the PRTC and the ePTRC is the input from an external autonomous primary reference clock (e.g. cesium clock). Therefore an ePRTC includes an external input frequency interface and it must also implement at least one output frequency interface. The ePRTC can also include multiple input frequency references used to ensemble a very stable frequency reference. A possible use of the output frequency interface may be to measure the phase error of the ePRTC, using traditional telecom signals.

Finally, the ePRTC may also deliver traceability information, reflecting the status of the clock (i.e., locked on its input reference signal, in holdover, etc.). The details of this traceability information are for further study.

The functionality of the ePRTC is defined based on the individual blocks in Figure II.1. A description of the functions is provided in Table II.1. Note that the specific grouping of the functions is for description only and is not intended to specify how the ePRTC may be implemented.

Table II.1 – ePRTC functions

|  |  |
| --- | --- |
| Time recovery | Receives and processes the external time interface (e.g., from GNSS antenna).  Provides output signals to generate frequency, phase and time.  Provides traceability information. |
| Local frequency clock | The “Local frequency clock” generates the internally-used frequency timing signals. It synchronizes to an autonomous primary reference clock input (e.g. E1, 2048 kHz, 10 MHz, etc.). The output of the “Local frequency clock” provides a reference to the “Local timescale generation” block. |
| Local timescale | Maintains the local representation of the primary timescale, based on the frequency generated by the local frequency clock.  This block also generates the time and phase reference output signals. |
| I/F | Interface function necessary to generate a physical signal. |

Appendix II  
  
ePRTC holdover model

(This appendix does not form an integral part of this Recommendation.)

**II.1 General clock model**

The methodology to evaluate the holdover performance is based on the well-established clock model [b-Sullivan-1990], [b-Bregni-2002]. The clock model provides a well-defined relationship between the fundamental attributes of a clock and the time error performance capabilities of the clock.

When both the deterministic and stochastic components are included the general time error accumulation governing equation is:

 (II-1)

where *c*0=*a*0, *c*1=*y*0, *c*2=½*d*, and the TDEV of the stochastic components is:

(II-2)

Summarizing each term based on the index *i*, (the index *j* corresponds to the index *i* divided by 2 when *i* is even):

*i*=0: Initial time offset at start of holdover (limited by initial time error during normal tracking; not applicable to stability)

*i*=1: Contribution from the white FM noise component (TDEV dependence for the time accumulation process)

*i*=2: Linear time error accumulation associated with the initial frequency offset and the flicker noise FM component

*i*=3: Contribution from the random walk FM noise component (TDEV dependence for the time accumulation process) Note this is usually insignificant for atomic clocks used in ePRTC applications)

*i*=4: Contribution associated with drift in the clock and flicker walk FM (component of TDEV, which is not relevant for atomic clocks used in ePRTC applications; because of this, it is not included in Eq.(II-2)).

**II.2 Ideal holdover model**

In applying the general clock model to the ePRTC, the first observation is that in an ideal case, the deterministic clock state components (clock phase, clock frequency and clock drift) could be known perfectly. It is useful to see how well an atomic clock can maintain timekeeping in two steps. First, the ideal holdover performance is considered, as this is the performance limitation of the clocks themselves. The results in this section show the ideal timekeeping capability, as examples, of three types of atomic clocks:

1. ePRC-A
2. ePRC-B
3. ePRC-C

The term ePRC is an acronym for “enhanced PRC”, which performs at least at the level of the PRC defined in Annex A of this document. The ideal holdover performance of such clocks is limited by the intrinsic noise performance. For example, the flicker FM noise floor (i.e. the minimum value of MDEV) for a standard cesium tube clock (ePRC-A example) is typically 1.5e-14, while a high performance cesium tube clock (ePRC-B example) flicker FM noise floor is typically 3 times better (5e-15). An atomic clock based on Ytterbium cold ion microwave technology (ePRC-C example), represents a significant improvement over high-performance cesium, with a tenfold improvement in intrinsic noise performance (flicker noise typically better than 5e-16).

The two graphs (one at a 30-day scale and another at a 300-day scale) contained in Figure II.1 show the accumulated time error performance, i.e. TDEV, for six example cases: (1) One ePRC-A (blue), (2) Dual Ensemble of ePRC-A (red), (3) One ePRC-B (green), (4) Dual Ensemble of ePRC-B (purple), (5) One ePRC-C (light blue), and (6) Dual Ensemble of e-PRC-C (orange). In each case, ensembling shows performance improvement.



Figure II.1 − Atomic clock time keeping (30-day and 300-day scales)

**II.3 ePRTC holdover performance characterization**

A key capability of an ePRTC is the capability to maintain normal timing performance during extended GNSS outage events. Such events can be the results of maintenance, equipment failure, or intentional or unintentional jamming.

The results summarized below are based on a complete simulation of an ePRTC based on these components:

1. Intrinsic noise of the clock – The deterministic and stochastic components of the clock model described above.
2. GNSS reference noise – The simulation model includes the receiver noise as well as a diurnal model of ionospheric delay.
3. Measurement noise – A small component associated with the performance of a well-designed ePRTC system

The simulation models one particular ePRTC clock algorithm. At the core of all clock algorithms is the behaviour that the short-term noise is dominated by the clock performance and the long-term noise is dominated by the reference performance. A well-designed filter algorithm will mitigate noise peaking in the response.

For an ePRTC with multiple atomic clock inputs, an ensembling function is also required. Also, dynamic filtering performance is required to address non-steady conditions such as start-up and clock outages. The internal characteristics of the filtering algorithm are beyond the scope of the ePRTC standard. This example is provided to show the holdover performance obtainable with ePRTC technology.

The graph below in Figure II-2 shows the performance of ePRTC systems for a 14-day GNSS outage when operating with different alternative local atomic clocks. The graph includes six examples as before: single/dual standard performance cesium, single/dual high performance cesium, and single/dual next generation atomic clock.

This illustrates the key capability of an ePRTC to support outages beyond several days without serious time keeping degradation. This time error is constrained to be better than a PRTC for a minimum outage period of two weeks. Such events can be the results of maintenance, equipment failure or intentional or unintentional jamming. All example clocks meet the ePRTC holdover requirement from clause 8.2, which is shown with the solid red lines, by a comfortable margin.



Figure II.2 − Atomic clock 14-day holdover (starts after 3 days)

# Bibliography

[b-Sullivan-1990] D. B. Sullivan, D. W. Allan, D. A. Howe, and F. L. Walls, *Characterization of Clocks and Oscillators*, NIST Technical Note 1337, March 1990.

[b-Bregni-2002] Stefano Bregni, *Synchronization of Digital Telecommunications Networks*, Wiley, 2002.

\_\_\_\_\_\_\_