|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| ITU logo | INTERNATIONAL TELECOMMUNICATION UNION  **TELECOMMUNICATION STANDARDIZATION SECTOR**  STUDY PERIOD 2017-2020 | | TD 83 R1 (PLEN/15) | |
| **STUDY GROUP 15** | |
| **Original: English** | |
| **Question(s):** | | 13/15 | Geneva, 19 – 30 June, 2017 | |
| **TD** | | | | |
| **Source:** | | Editor, G.8271.1 | | |
| **Title:** | | Draft Revised Recommendation G.8271.1 – Draft for consent | | |
| **Purpose:** | |  | | |
| **Contact:** | | Tim Frost  Calnex Solutions Ltd.  UK | | Tel: +44 7825 706952  Email: [tim.frost@calnexsol.com](mailto:tim.frost@calnexsol.com) | |
|  | | | | | |

## Abstract

This document contains the draft revision of ITU-T Recommendation G.8271.1as agreed during the meeting Geneva, 19-30 June 2017.

It is proposed for consent at the SG15 closing plenary meeting, June 2017.

|  |
| --- |
| Recommendation ITU-T G.8271.1/Y.1366.1  Network limits for time synchronization in packet networks |

|  |
| --- |
| Summary  Recommendation ITU-T G.8271.1/Y.1366.1 specifies the maximum network limits of phase and time error that shall not be exceeded. It specifies the minimum equipment tolerance to phase and time error that shall be provided at the boundary of packet networks at phase and time synchronization interfaces. It also outlines the minimum requirements for the synchronization function of network elements.  This Recommendation addresses the case of time and phase distribution across a network with packet-based method with full timing support to the protocol level from the network. |
| Keywords  Synchronization, time, phase, full timing support, network limits, precision time protocol, |

***Note to ITU Editor:*** *Figure 7-1 has been changed from the original published version by editing it as a picture, since the source for the published version is not available. Please ensure that the new version of the figure is used (i.e. don’t put back the original figure from the current published version).*

Draft Revised Recommendation ITU-T G.8271.1/Y.1366.1 (2013/08)

Network limits for time synchronization in packet networks

# 1 Scope

This Recommendation specifies the maximum network limits of phase and time error that shall not be exceeded. It specifies the minimum equipment tolerance to phase and time error that shall be provided at the boundary of packet networks at phase and time synchronization interfaces. It also outlines the minimum requirements for the synchronization function of network elements.

This Recommendation addresses the case of time and phase distribution across a network with packet-based method with full timing support to the protocol level from the network.

The physical layer that is relevant to this specification is the Ethernet media type as defined in [IEEE 802.3-2015].

# 2 References

The following ITU-T Recommendations and other references contain provisions which, through reference in this text, constitute provisions of this Recommendation. At the time of publication, the editions indicated were valid. All Recommendations and other references are subject to revision; users of this Recommendation are therefore encouraged to investigate the possibility of applying the most recent edition of the Recommendations and other references listed below. A list of the currently valid ITU-T Recommendations is regularly published. The reference to a document within this Recommendation does not give it, as a stand-alone document, the status of a Recommendation.

[ITU-T G.803] Recommendation ITU-T G.803 (2000), *Architecture of transport networks based on the synchronous digital hierarchy (SDH)*.

[ITU-T G.810] Recommendation ITU-T G.810 (1996), *Definitions and terminology for synchronization networks*.

[ITU-T G.812] Recommendation ITU-T G.812 (2004), *Timing requirements of slave clocks suitable for use as node clocks in synchronization networks*.

[ITU-T G.823] Recommendation ITU-T G.823 (2000), *The control of jitter and wander within digital networks which are based on the 2048 kbit/s hierarchy*.

[ITU-T G.8260] Recommendation ITU-T G.8260 (2015), *Definitions and terminology for synchronization in packet networks*.

[ITU-T G.8262] Recommendation ITU-T G.8262/Y.1362 (2015), *Timing characteristics of a synchronous Ethernet equipment slave clock*.

[ITU-T G.8271] Recommendation ITU-T G.8271/Y.1366 (2016), *Time and phase synchronization aspects of packet networks*.

[ITU-T G.8272] Recommendation ITU-T G.8272/Y.1367 (2015), *Timing characteristics of primary reference time clocks*.

[ITU-T G.8273] Recommendation ITU-T G.8273/Y.1368 (2013), *Framework of phase and time clocks*.

[ITU-T G.8273.2] Recommendation ITU-T G.8273.2/Y.1368.2 (2017), *Timing characteristics of telecom boundary clocks and telecom time slave clocks*.

[ITU-T G.8275] Recommendation ITU-T G.8275/Y.1369 (2013), *Architecture and requirements for packet-based time and phase distribution*.

[IEEE 802.3] IEEE 802.3-2015, IEEE Standard for Ethernet<<http://standards.ieee.org/getieee802/802.3.html>>.

[IEEE 1588-2008] IEEE 1588-2008, *Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems*.  
<http://standards.ieee.org/findstds/standard/1588-2008.html>

# 3 Definitions

## 3.1 Terms defined elsewhere

This Recommendation uses the following terms defined elsewhere:

The terms and definitions used in this Recommendation are contained in [ITU-T G.810] and [ITU‑T G.8260].

## 3.2 Terms defined in this Recommendation

None.

# 4 Abbreviations and acronyms

This Recommendation uses the following abbreviations and acronyms:

EEC Synchronous Ethernet Equipment Clock

GNSS Global Navigation Satellite System

HRM Hypothetical Reference Model

PHY Physical layer

PLL Phase-Locked Loop

PPS Pulse Per Second

PRTC Primary Reference Time Clock

PTP Precision Time Protocol

SDH Synchronous Digital Hierarchy

SSM Synchronization Status Message

SSU Synchronization Supply Unit

TDD Time Division Duplex

TE Time Error

T-BC Telecom Boundary Clock

T-GM Telecom Grand Master

T-TC Telecom Transparent Clock

T-TSC Telecom Time Slave Clock

# 5 Conventions

Within this Recommendation, the following conventions are used: the term precision time protocol (PTP) refers to the PTP protocol defined in [IEEE 1588-2008].

The terms dynamic time error and time noise are used interchangeably throughout this Recommendation to indicate jitter and wander components of the timing signal.

# 6 Network reference model

The general network reference model is described in [ITU-T G.8271].

# 7 Network limits

The following main (i.e., worst case) scenarios have been identified and are considered in the definition of the relevant network limits:

• deployment case 1: time distribution chain with telecom time slave clock (T-TSC) integrated in the end application and end application with a distributed architecture.   
In this case, the performance specification of the T-TSC is outside of the scope of [ITU-T G.8273.2].

• deployment case 2: time distribution chain with a T-TSC external to the end application and end application with a distributed architecture. Note: a specific equipment implementation may also be based on implementing a telecom boundary clock (T-BC) function (instead of a T-TSC function) and delivering the phase/time reference to the end application via a phase/time synchronization distribution interface.   
In this case, the performance specification of the T-TSC is defined in [ITU-T G.8273.2].

The deployment cases are shown in Figure 7-1.




Figure 7-1 – Time synchronization deployment cases

NOTE – An example of distributed architecture is the case of mobile applications where the base stations have the base band unit (also called radio equipment control (REC)) connected remotely to the radio units (also called radio equipment (RE)). In this case a point to point connection (e.g., via fibre) is assumed and chain topologies are possible. The time error (TE) budget applicable to this connection is assumed to be 150 ns; the details on the chain topology are for further study.

## 7.1 Network limits at reference point A

The network limits applicable at reference point A, i.e., at the output of the primary reference time clock (PRTC), are defined in [ITU-T G.8272]. In particular, according to [ITU-T G.8272] the maximum absolute time error is:

|TE| ≤ 100 ns

NOTE – This limit is applicable under normal, locked operating conditions. The limit under failure conditions at the PRTC is for further study.

Dynamic time error network limits applicable at the reference point A are also specified in [ITU‑T G.8272].

## 7.2 Network limits at reference point B

In the case of a telecom grand master (T-GM) integrated in the PRTC, the network limits applicable at reference point B are the same as the limits applicable at the reference point A.

In the case of a T-GM external to the PRTC, the network limits applicable at reference point B are for further study.

## 7.3 Network limits at reference point C

The limits given in this clause represent the maximum permissible levels of phase/time error and noise at interfaces within a packet network in charge of distributing phase/time synchronization according to the applications corresponding to the class 4 listed in Table 1 of [ITU-T G.8271].

The limits applicable to other classes at the reference point C are for further study.

The noise generated by a chain of T-BC and/or T-TC is characterized by two main aspects:

1. the constant time error produced by the chain, for instance due to various fixed and uncompensated asymmetries (including the PRTC);

2. the dynamic time error produced by the various components of the chain (including the PRTC). This noise can be classified as low or high frequency noise, with components below or above 0.1 Hz respectively.

The network limits applicable at reference point C are expressed in terms of two quantities:

1. the maximum absolute time error: max |TE|, which includes the constant time error and the low frequency components of the dynamic time error;

2. a suitable metric applied to the dynamic time error component (in particular, MTIE and TDEV are used for measuring noise components with frequency lower than 0.1 Hz, and peak‑to‑peak TE is used for measuring noise components with frequency higher than 0.1 Hz).

The limits given below shall be met for all operating conditions (except during PTP rearrangements and long holdover conditions in the network and during both PTP and the physical layer frequency rearrangements conditions that are for further study; see also examples in Appendix V), regardless of the amount of equipment preceding the interface. In general, these network limits are compatible with the minimum tolerance to time error and noise that all equipment input ports are required to provide. Further guidance about how to design a phase/time distribution network is provided in Appendix V of this Recommendation.

For deployment case 1, the network limits applicable at reference point C are:

– Maximum absolute time error network limit, max |TE| ≤ 1'100 ns.

– Dynamic low frequency time error network limit: the specification in terms of MTIE is presented in Table 7-1 and Figure 7-2. The specification in terms of TDEV is for further study.

Table 7-1 – Dynamic time error network limit expressed in MTIE

|  |  |
| --- | --- |
| MTIE limit (ns) | Observation interval, τ (s) |
| 100 + 75τ | 1.3 < τ ≤ 2.4 |
| 277 + 1.1τ | 2.4 < τ ≤ 275 |
| 580 | 275 < τ ≤ 10'000 |




Figure 7-2 – Dynamic time error network limit (MTIE)

A first-order low-pass measurement filter with bandwidth of 0.1 Hz is applied to the TE samples measured at the packet timing interface prior to evaluating the max |TE|, MTIE and TDEV. Network Limits measurements performed on the 1 PPS test output should also perform a similar filtering on the 1 PPS signal.

Additional details on the test equipment characteristics and measurement period are also for further study.

NOTE – The above MTIE specification is the result of a number of conservative assumptions that, in theory, may lead to a dynamic component with max |TE| greater than 300 ns and frequency components less than 0.1 Hz. However, the related dynamic noise component has been demonstrated to have max |TE| that is always less than 300 ns under the assumptions made in this Recommendation and other related recommendations, e.g., [ITU-T G.8273.2].

The following requirement applies for frequency components higher than 0.1 Hz (a first‑order high‑pass filter with bandwidth of 0.1 Hz should be applied to the TE samples measured at the packet timing interface or to the 1 PPS signal), as measured over a 10'000 second interval:

– peak-to-peak TE amplitude < 200 ns

For deployment case 2, the network limits applicable at reference point C are for further study.

## 7.4 Network limit at reference point D

In deployment case 1, reference point D might not be accessible. The network limits at point D are for further study.

In deployment case 2, the network limits applicable at reference point D are the same as specified in clause 7.3 for deployment case 1, reference point C.

## 7.5 Network limit at reference point E

The network limit applicable at reference point E is defined by the specific application as defined in Table 1 of [ITU-T G.8271].

The applications corresponding to the classes 4, 5 and 6 according to Table 1 of [ITU-T G.8271] are currently considered in this Recommendation.

Appendix I  
  
Clock models for noise accumulation simulations

(This appendix does not form an integral part of this Recommendation.)

Simulations are needed to define limits on the various noise types described in [ITU-T G.8271]. To perform these simulations, a simulation model that shows how to simulate each noise type it introduces into the timing signal needs to be defined for each network element participating in the time distribution scheme.

## I.1 T-BC models for noise accumulation simulations

This clause describes T-BC models for simulating the transport of time using PTP and frequency using synchronous Ethernet and a T-BC model for simulating the transport of both time and frequency using PTP.




Figure I.1 – Telecom boundary clock model for simulating the transport of time   
using PTP with synchronous Ethernet assistance

Figure I.1 illustrates a model for simulating the transport of time using PTP with synchronous Ethernet assistance.

NOTE – This model, used for the evaluation of a worst-case noise accumulation when synchronous Ethernet is combined with PTP, may not be representative of all possible implementations.

The synchronous Ethernet equipment clock (EEC) block represents an Ethernet equipment clock, as specified in [ITU-T G.8262]. The EEC input is a physical layer frequency (i.e., a physical layer signal that is used as a frequency reference), and its output is a local frequency (i.e., a physical layer signal that has a frequency and is local to this node) that is optionally propagated to downstream nodes. The noise process, *esyncE,* represents the synchronous Ethernet phase noise accumulation in the synchronous Ethernet hypothetical reference model (HRM) (see Appendix II).

The time counter (TC) is incremented by the nominal period of the output clock of the EEC block. For example, if the output clock rate is 125 MHz, then the time counter is incremented by 8 ns each rising edge of the synchronous Ethernet output clock. Upon reception and transmission of a PTP event messages, the time counter is sampled. The difference between the actual transmission/reception time and the sampled value of the time counter is modelled as, *ets,* since the transmission/reception event can happen between two rising edges of this clock. The effect of *ets* on the timestamp for reception of a PTP event message is shown added at the input, and the effect of *ets* on the timestamp for transmission of a PTP event message is shown added at the output.

The incoming PTP messages contain information that may be used to obtain an estimate of the grandmaster (i.e., PRTC) time. This estimate is not perfect; it contains errors introduced by the grandmaster, the upstream nodes, and upstream links. The error in the incoming estimate of the grandmaster time is represented by *Te,in*. The noise process, *ephy,* represents the effect of asymmetry and timestamp sampling uncertainty on the physical layer (PHY) of the input port. The PHY latency asymmetry may be present if timestamping is done at a point other than the reference plane (i.e., the interface between the PHY and the physical medium). Any latency between the point where timestamping actually is done and the reference plane may be compensated for within PTP. However, any uncompensated latencies that result in asymmetry will contribute to *ephy*. The noise *ephy* is subtracted from the timing information contained in the incoming PTP messages due to the direction of the time distribution (note, that on the master port of the T-BC it is added). Note that the random process, *ephy*, may have a static component and a time-varying component.

The timing information contained in the incoming PTP messages, with the noise due to asymmetry on the input port PHY, *ephy*, and the timestamping error, *ets*, is input to the block labelled time measurement, possibly with filtering. This block compares the local time output of the local clock, which is the accumulation of the syncE phase noise, *esyncE,* and the prior time offset correction, Δ*T*, with the timing input that represents an estimate of the grandmaster time (with errors as described in the previous paragraph). This block produces the time offset correction, Δ*T*, between the grandmaster time estimate and the local time. The time measurement block might provide filtering when computing the time offset correction, to reduce the effect of the short-term noise in the observed time error. The filtering characteristics are for further study.

The time counter and time offset correction block produces a local time output (i.e., the output labelled "time"). The input to the time counter and time offset correction block is the output of the EEC and the time offset correction of the time measurement block. The counter and time offset correction block may include a low-pass filtering function. This has the same effect as increasing the output frequency of the EEC block.

The local time is sampled upon transmission and reception of PTP event messages on master ports. The sampled value is the accumulation of the synchronous Ethernet phase noise, *esyncE*, the timestamp error, *ets*, and the offset correction, Δ*T*. The error due to asymmetry of the PHY on the output port, *ephy*, is added to the sampled local time to produce the master port output time error, *Te,out*. The quantity, *Te,out*, is input to the next PTP node (T-BC or telecom time slave clock (T-TSC)) downstream via a link model.

Errors due to intranode transmission, *eintranode*, and link asymmetry, *elink-asymm*, must also be included. The former affects both the time correction and the T-BC output. The latter is shown added to the output of the T-BC.

Figure I.2 describes an equivalent model suitable for analytical studies.





Figure I.2 – Telecom boundary clock model for analytical studies of the transport of time using PTP with synchronous Ethernet assistance

In Figure I.2 the slave clock is assumed to have time error filtering indicated by the low-pass filter *HL(f)*. The physical layer clock noise experiences a high-pass characteristic, *HH(f).* When there is no time error filtering the physical layer clock introduces a time error corresponding to the wander (*esyncE*) that occurs between successive estimates of the time offset correction.

The following figure describes a model using PTP for time and frequency. The details for this model are for further study.



NOTE – The ingress and egress hardware timestamping needs to be modelled and taken into account.

Figure I.3 – Telecom boundary clock model using PTP for time and frequency

In Figure I.3:

• PTP messages are used for both frequency and time measurements. The PTP messages are timestamps based on the local time output.

• The frequency measurement block uses PTP messages to make frequency measurements. For frequency measurements there are several possibilities (e.g., Sync or Pdelay\_req messages) and these are for further study. The frequency measurements could involve filtering and is for further study. The PTP messages are timestamps based on the local time output.

• The time measurement block uses PTP messages for computing a time offset; this block should consider sources of errors such as the effect of timestamping. The PTP messages are timestamps based on the local time output. The time measurement block might provide filtering, for example, to reduce the effect of the error produced by the timestamping function. The filtering characteristics are for further study.

• The local clock block includes a counter to produce a local timebase output. The input into this block is a frequency measurement from the frequency measurement block and a time correction from the time measurement block. The ways in which these are used is for further study.

For the simulation model using PTP for time and frequency, it can be assumed that filtering is implemented in each boundary clock with a phase-locked loop (PLL)-based clock.

## I.2 End-to-end TC models for noise accumulation simulations

This section describes models for simulating the noise added by a PTP transparent clock when using synchronous Ethernet or a free running local oscillator (see [IEEE 1588-2008] for details on the transparent clock functions). The models for the case where PTP is the source for frequency reference are for further study.




Figure I.4 – Telecom end-to-end transparent clock model for simulating the transport of time using PTP with synchronous Ethernet assistance

Figure I.4 illustrates a model for simulating the transport of time using PTP with optional synchronous Ethernet assistance for the case of an end-to-end transparent clock.

NOTE 1 − This model, used for the evaluation of a worst-case noise accumulation when synchronous Ethernet is combined with PTP, may not be representative of all possible implementations.

NOTE 2 − This model accounts for the noise added by the end-to-end transparent clock to the PTP flow in one direction only. End-to-end transparent clocks operate independently of the PTP traffic flow direction.

The EEC block represents an Ethernet equipment clock, as specified in [ITU-T G.8262]. The EEC input is a physical layer frequency (i.e., a physical layer signal that is used as a frequency reference), and its output is a local frequency (i.e., a physical layer signal that has a frequency and is local to this node) that is optionally propagated to downstream nodes. The noise process, *esyncE*, represents the synchronous Ethernet phase noise accumulation in the synchronous Ethernet HRM (see Appendix II).

The residence time counter is incremented by the nominal period of the output clock of the EEC block. For example, if the output clock rate is 125 MHz, then the residence time counter is incremented by 8 ns each rising edge of the synchronous Ethernet output clock. Upon reception and transmission of PTP event messages, the residence time counter is sampled. The difference between the actual transmission/reception time and the sampled value of the time counter is modelled as *ets* since the transmission/reception event can happen between two rising edges of this clock. The effect of *ets* on the timestamp for reception of a PTP event message is added at the input, and the effect of *ets* on the timestamp for transmission of a PTP event message is added at the output. Note that *ets* for ingress and egress ports can be uncorrelated and can be of different polarity.

The noise process, *ephy*, represents the effect of asymmetry and timestamp sampling uncertainty on the PHY. The PHY latency asymmetry may be present if timestamping is done at a point other than the reference plane (i.e., the interface between the PHY and the physical medium). Any latency between the point where timestamping actually is done and the reference plane may be compensated for within PTP. However, any uncompensated latencies that result in asymmetry will contribute to *ephy*. The noise, *ephy*, is added to the timing information contained in the incoming PTP messages. Note that the random process, *ephy*, may have a static component and a time-varying component.

The residence time counter produces a residence time. The input to the residence time counter is the frequency output of the EEC and the ingress and egress time for the PTP event frame.

The residence time counter is sampled upon reception of PTP event messages on ports. The residence time counter will add the accumulation of the synchronous Ethernet phase noise, *esyncE*, during the residence time.

Errors due to intranode transmission, *eintranode*, and link asymmetry, *elink-asymm*, must also be included. The latter is shown added to the output of the TC.

Figure I.5 is an equivalent model suitable for analytical studies.




Figure I.5 – Telecom transparent clock model for analytical studies of the transport of time using PTP with synchronous Ethernet assistance.

In Figure I.5, the physical layer clock introduces a time error corresponding to the wander (*esyncE*) that occurs between the ingress timestamp point and the egress timestamp point. This is equivalent to the time interval error over an observation interval equal to the packet's residence time. As a conservative approximation, this can be modelled as the change of the local clock's time error signal over the maximum allowed residence time *R*. In the figure above this is indicated by the operator *F*.

The value of the maximum residence time, *R*, is for further study. The model for a TC using a free running oscillator to measure the residence time can be modelled using the same model with the EEC replaced with a model for a free running oscillator. This is shown in Figure I.6. For free-running oscillators that have a significant frequency offset, or for relatively large residence times, the error introduced may be dominated by this frequency offset.




Figure I.6 – Telecom transparent clock model for analytical studies of the transport of time using PTP without synchronous Ethernet assistance

The simulation model for an end-to-end transparent clock using PTP for frequency reference (syntonized transparent clock) is for further study.

Appendix II  
  
HRMs used to derive the network limits

(This appendix does not form an integral part of this Recommendation.)

## II.1 HRM composed of T-BCs

The HRM models that are presented in the following caluses are applicable to the network reference models defined in Figure 4 of [ITU-T G.8271] and Figure 7-1 of this Recommendation. This is essential to derive the network limits between point 'B to C' when the packet network consists of network elements with T-BCs.

The purpose of these HRMs is to:

• establish reasonable worst-case network models for phase/time distribution using T-BCs;

• derive network limits and verify that they are consistent with performance requirements. Some of the performance requirements are summarized in Table 1 of [ITU-T G.8271];

• construct end-to-end phase and time error budget.

To determine the network limits, the most important aspects that need to be considered when a reference network is constructed are those that influence the accumulation of phase and time error of a reference "packet time signal" that is transported, and some of these are:

• specification of individual clocks and their noise specifications. In this case [ITU‑T G.8273] shall be considered for the characteristics of the clock implemented in the T-BC. The model of the T-BC for noise accumulation simulations is described in Appendix I.

• the composition of a synchronization chain, cascade of clocks and ordering of clocks. This is defined by the related HRM.

• other sources of errors besides the noise generated by clocks. These are described in Appendix I of [ITU-T G.8271].

The following HRMs are based on a shorter chain of 12 clocks and a longer chain of 22 clocks.

### II.1.1 HRM without physical layer frequency support from the network

The reference chain below shows a T-GM clock and a T-TSC interconnected by a number of T‑BCs.

In this HRM-1 model, both frequency and time are transported via PTP. Both frequency and time follow the same synchronization path. The T-GM acts as both the source of frequency and time (e.g., the T-GM can receive its time and frequency from a global navigation satellite system (GNSS) receiver).

At the end of the chain, the phase/time reference is delivered to an end application (e.g., a mobile base station). Two cases are possible and are represented in the figure below:

1. The T-TSC is embedded in the end application.

2. The T-TSC is external to the end application, and delivers the phase/time reference to the end application via a phase/time synchronization distribution interface (e.g., 1 pulse per second (1 PPS) interface).

NOTE 1 – A specific equipment implementation may also be based on implementing a T-BC function (instead of a T-TSC function) and delivering the phase/time reference to the end application via a phase/time synchronization distribution interface.




Figure II.1 – HRM-1 without physical layer frequency support

The number of clocks, *N*, cascaded in the HRM-1 for the shorter chain is 12. It corresponds to:

• one T-GM, ten T-BCs and one T-TSC for the case of a T-TSC embedded in the end application;

• one T-GM, nine T-BCs, one T-TSC and the end application clock for the case of a T-TSC external to the end application.

The number of clocks, *N*, cascaded in the HRM-1 for the longer chain is 22. It corresponds to:

• one T-GM, 20 T-BCs and one T-TSC for the case of a T-TSC embedded in the end application;

• one T-GM, 19 T-BCs, one T-TSC and the end application clock for the case of a T-TSC external to the end application.

NOTE 2 − Noise accumulation in networks without physical layer frequency synchronization support is for further study.

The physical layer connection between two T-BCs may not necessarily be Ethernet. For example, some T-BCs may be linked using microwave, xDSL, xPON or OTN technology. Such devices are called “media converters”.

Figure II.2 shows a variation of the HRM where some unnamed technology is used to connect two of the T-BCs, or the T-BC and the T-TSC. The clock specification for the T-BC should be independent of the physical layer medium used for the connection.



Figure II.2 – HRM-1, including some links using other technology interfaces

Where media converters are used in the network, the number N is for further study.

## II.1.2 HRM for cluster-based synchronization

The reference chain below shows a T-GM clock and a T-TSC interconnected by a number of T‑BCs. The reference chains are based on a longer chain of *N* clocks between the T-GM and T-TSC representing the joint part of the synchronization supply chain, which is common for all base stations and a shorter chain of *M* clocks between the part of the synchronization supply chain that is used for the specific base station only (which is part of the base station cooperation cluster). The number of clocks *N* cascaded in the longer chain and the number of clocks *M* cascaded in the shorter chain are independent to each other.



Figure II.3 – HRM-4 for cluster based synchronisation without physical layer frequency support



Figure II.4 – HRM-4 for cluster based synchronisation with physical layer frequency support

The number of clocks, *N* and *M*, are for further study.

The number of clocks, *M*, cascaded in the shorter chain in the HRM depends upon the specific application as per Table 2 of G.8271.

### II.1.2 HRM with physical layer frequency support from the network

The reference chains below represent the cases where phase/time is transported via PTP and frequency via synchronous digital hierarchy (SDH)/synchronous Ethernet.

NOTE 1 – The analysis has been done with a synchronous Ethernet network based on option 1 EECs (see [ITU-T G.8262]).

Congruent scenario

In this HRM-2 model, both frequency and phase/time follow the same synchronization path.

At the end of the chain, the phase/time reference is delivered to an end application (e.g., a mobile base station). Two cases are possible and are represented in the figure below:

1. The T-TSC is embedded in the end application.

2. The T-TSC is external to the end application, and delivers the phase/time reference to the end application via a phase/time synchronization distribution interface (e.g., 1PPS interface).

NOTE 2 – A specific equipment implementation may also be based on implementing a T-BC function (instead of a T-TSC function) and delivering the phase/time reference to the end application via a phase/time synchronization distribution interface.




Figure II.5 – HRM-2 with physical layer frequency support – congruent scenario

The number of clocks, *N*, cascaded in the HRM-2 for the shorter chain is 12. It corresponds to:

• one T-GM, ten T-BCs and one T-TSC for the case of a T-TSC embedded in the end application;

• one T-GM, nine T-BCs, one T-TSC and the end application clock for the case of a T-TSC external to the end application.

The number of clocks, *N*, cascaded in the HRM-2 for the longer chain is 22. It corresponds to:

• one T-GM, 20 T-BCs and one T-TSC for the case of a T-TSC embedded in the end application;

• one T-GM, 19 T-BCs, one T-TSC and the end application clock for the case of a T-TSC external to the end application.

The following physical layer frequency clocks are co-located with the PTP clocks:

• for the T-GM: a synchronization supply unit (SSU) supporting phase/time transport;

• for the T-BC: an EEC supporting phase/time transport;

• for the T-TSC external to the end application: an EEC supporting phase/time transport;

• for the T-TSC embedded in the end application: the clock supporting phase/time transport is for further study. The initial assumption is that this clock might be close to the characteristics of an SSU (e.g., equivalent type of oscillator, but some characteristics of the clock may be different, e.g., different bandwidth). For the purpose of the simulations it is assumed that this clock is the only timing function of the end application (no other clock is cascaded after).

The SDH/synchronous Ethernet reference chain is a full [ITU-T G.803] reference chain with the EECs as close to the end of the chain as possible: a PRC, followed by 8 SSUs, followed by 20 EECs, followed by an SSU, followed by 20 EECs, followed by an SSU (co-located with the T‑GM), followed by 9 EECs (each co-located with a T-BC) related to the shorter chain or 19 EECs (each co-located with a T-BC) related to the longer chain, followed by a final EEC (co-located with the T‑TSC external to the end application or with a last T-BC). A final clock is at the end of the chain: either the "end application clock", or a clock co-located with the T-TSC embedded in the end application.

Non-congruent scenario

In this HRM-3 model, phase/time and frequency synchronization follow different synchronization paths (i.e., phase/time is distributed horizontally and frequency vertically). This model is similar in spirit to Figure A.1 of [ITU-T G.823] and is used to represent a possible worst-case scenario when PTP and SDH/synchronous Ethernet are used.

At the end of the chain, the phase/time reference is delivered to an end application (e.g., a mobile base station). Two cases are possible and are represented in the figures below:

1. The T-TSC is embedded in the end application;

2. The T-TSC is external to the end application, and delivers the phase/time reference to the end application via a phase/time synchronization distribution interface (e.g., 1PPS interface).

NOTE 3 – A specific equipment implementation may also be based on implementing a T-BC function (instead of a T-TSC function) and delivering the phase/time reference to the end application via a phase/time synchronization distribution interface.




Figure II.6 – HRM-3 with physical layer frequency support –   
non-congruent scenario, deployment case 1




Figure II.7 – HRM-3 with physical layer frequency support –   
non-congruent scenario, deployment case 2

The number of clocks, *N*, cascaded in the HRM-3 for the shorter chain is 12. It corresponds to:

• one T-GM, ten T-BCs and one T-TSC for the case of a T-TSC embedded in the end application;

• one T-GM, nine T-BCs, one T-TSC and the end application clock for the case of a T-TSC external to the end application.

The number of clocks, *N*, cascaded in the HRM-3 for the longer chain is 22. It corresponds to:

• one T-GM, 20 T-BCs and one T-TSC for the case of a T-TSC embedded in the end application;

• one T-GM, 19 T-BCs, one T-TSC and the end application clock for the case of a T-TSC external to the end application.

The following physical layer frequency clocks are co-located with the PTP clocks:

• for the T-GM: an SSU supporting phase/time transport;

• for the T-BC: an EEC supporting phase/time transport;

• for the T-TSC external to the end application: an EEC supporting phase/time transport;

• for the T-TSC embedded in the end application: the clock supporting phase/time transport is for further study. The initial assumption is that this clock might be close to the characteristics of an SSU (e.g., equivalent type of oscillator, but some characteristics of the clock may be different, e.g., different bandwidth). For the purpose of the simulations it is assumed that this clock is the only timing function of the end application (no other clock is cascaded after).

The SDH/synchronous Ethernet reference chain is a full [ITU-T G.803] reference chain with the EECs as close to the end of the chain as possible (the final SSU may be at the end of the chain):

• for the PTP clocks supported by an EEC: a PRC, followed by 8 SSUs, followed by 20 EECs, followed by an SSU, followed by 20 EECs, followed by an SSU, followed by 19 EECs with the 20th EEC being integrated in the T-BC or T-TSC clock;

• for the PTP clocks supported by an SSU: a PRC, followed by 7 SSUs, followed by 20 EECs, followed by an SSU, followed by 20 EECs, followed by an SSU, followed by 20 EECs with the 10th SSU being integrated in the T-GM or T-TSC clock .

## II.2 HRM composed of T-BCs and T-TCs

## II.2.1 HRM with physical layer frequency support from the network

For the case of HRM with physical layer frequency support from the network, the same models as described in Figure II.5 and Figure II.6 apply where a maximum number of 8 T-TCs are included in the reference chain. Note: it is typical that the T-TCs are deployed close to the End Application. The T-TCs may be followed by T-BCs.

Appendix III  
  
Network limits considerations

(This appendix does not form an integral part of this Recommendation.)

## III.1 Measurement of network limits in case of deployment case 1

In the case of a network with full timing support and a T-BC as the last equipment of the chain, the measurement of the network limits for deployment case 1 at reference point C can be performed according to the following main approaches (note, telecom transparent clock (T-TC) may be integrated in the chain; this is for further study):

a) If available, via the output PPS test interface from the last BC of the chain (see Figure III.1). Note that, any additional source of error between the 1PPS measurement point and the actual reference point C has to be taken into account (e.g., link asymmetry).




Figure III.1 – Deployment case 1 network limits measurement, option a)

b) Directly from the two-way PTP flow via a passive PTP monitor equipment (see "packet timing monitor" definition in [ITU-T G.8260]) connected to the test equipment. With the passive technique, a packet-based test device monitors packet exchanges over a communication link. In this way, the test device acts as an observer and it does not directly participate in the packet timing protocol, and there may be significant other non-synchronization-related traffic loading the T-BC port in addition to the synchronization packets of interest. This measurement can be performed by monitoring the outgoing Sync messages (and Follow\_Up messages in case of two-steps clocks). Compensation for the additional delay between the T-BC output port and the test equipment is required. In particular, if the cable delay from the master port to the tap is known as "X" ns and the monitor establishes the time-of-passage of the Sync message at the tap as TM2 and extracts the time-of-departure from the master port as the time-stamp T1 (it may need to use the Follow\_up), the forward time error of the master port is estimated as:

*Tfwd\_error* ≈ (TM2 – T1 – X)

As an alternative, the packets in the reverse direction could also be used. In this case, the Delay Request messages can be timestamped by the PTP monitor with corresponding Delay Response messages providing timestamps from the T-BC. As before, compensation for the additional delay between the T-BC output port and the test equipment is required. For a cable delay of "X" ns, if the PTP Monitor timestamp of the Delay Request message is TM3 and the timestamp from the Delay Response message is T4, the reverse time error of the master port is estimated as the reverse time-stamp error:

*Trev\_error* ≈ (TM3 – T4 + X)

According to a further alternative approach the measurement can be performed using the full set of PTP messages exchanged between the T-TSC and the T-BC. In particular, the monitor establishes the time-of-passage of the Sync message at the tap as TM2 and reads the time-of-departure of the Sync message from the master port as T1. It also establishes the time-of-passage of the Delay\_Request message at the tap as TM3 and reads the time-of-arrival of the Delay\_Request message at the master port from the Delay\_Response message as T4. Assuming that the packet rates in the two directions are the same and that the Sync message and Delay\_Request message are close together in time, combined fwd/reverse time error, or time-transfer error, at the (master) port of the T-BC can be estimated as:

*Tcombined\_error* ≈ (TM2 – T1 – T4 + TM3)/2

The case where the forward and reverse packet rates are different, or require interpolation, is for further study.

The effective time error of the T-BC, *Terr(t)* (either the forward time-stamp error, reverse time-stamp error or combined error) may be used to estimate the relevant metrics, such as the constant time error as described in [ITU-T G.8260].

It is noted that because this Recommendation addresses network performance requirements, it is expected that the three aforementioned error formulae provide equally valid estimates of the time error of the T-BC's internal clock.

Additional information regarding measurement of master port time-stamp error and time-transfer error is available in Annex A of [ITU-T G.8273].

This approach is described in Figure III.2.




Figure III.2 – Deployment case 1 network limits measurement, option b)

c)From the two-way PTP flow via an active measurement probe (e.g., prior to the start of the service, or connecting the active monitor to a dedicated port of the T-BC). The measurement is performed using the full set of the PTP messages exchanged between the test equipment and the T-BC.

In particular, the monitor establishes the time-of- arrival of the Sync message as T2 and reads the time-of-departure of the Sync message from the master port as T1. It also establishes the time-of- departure of the Delay\_Request message from the PTP Monitor as T3 and reads the time-of-arrival of the Delay\_Request message at the master port from the Delay\_Response message as T4. Assuming that the Sync message and Delay\_Request message packet rates are the same and that the Sync message and Delay\_request message are close together in time, an estimate of the time error at the port of the T-BC can be computed as:

*Tcombined\_error* ≈ (T2 – T1 – T4 + T3)/2

The case where the forward and reverse packet rates are different, or require interpolation, is for further study.

Additional information regarding measurement of the master port time-stamp error and time-transfer error is provided in [ITU-T G.8273] Annex A.

Assuming all ports of the T-BC behave similarly, the effective time error of the T-BC, *Terr(t)* (either the forward time-stamp error, reverse time-stamp error or combined error) may be used to estimate the relevant metrics, such as the constant time error as described in [ITU-T G.8260].

This approach is described in Figure III.3.




Figure III.3 – Deployment case 1 network limits measurement, option c)

In all cases the measurement is performed with respect to a PRTC.

Appendix IV  
  
Constant and dynamic time error and error accumulation

(This appendix does not form an integral part of this Recommendation.)

## IV.1 Introduction

Network limits for time error are expressed in terms of maximum absolute time error. That is, if time error measurement data is the sequence, {*x*(*nτ*0)}, the maximum absolute time error is

(IV-1)

It may be advantageous to consider the time error in terms of "time-wander" and "time-jitter", representing the lower and higher frequency components of the time error. Denoting by {*y*(*nτ*0)} the low-pass-filtered version of {*x*(*nτ*0)}, the maximum absolute time-wander is given by

(IV-2)

where the subscript indicates that the measurement is related to time-wander. The Fourier frequency separating time-wander (the cut-off frequency of the low-pass filter) is for further study.

The time error measurement data, {*x*(*nτ*0)}, is generated either from the packet-based timing signal (e.g., PTP) or from a dedicated time output signal (e.g., 1PPS).

## IV.2 Components of time error

The accumulated time error, *TE*(*t*), at any reference point may be expressed in terms of a constant and a dynamic time error component, indicated as *cTE* and *dTE*(*t*), respectively.

(IV-3)

Constant time error, defined in [ITU-T G.8260], is a useful construct to express time error components that are immune to filtering. Such time error components are the result of, for example, asymmetry in the transmission medium between network elements, asymmetries within network elements, the beating effect in near-synchronous time-stamping, and so on. The power-spectrum of the constant time error is assumed to be equivalent to a delta function at *f* = 0 in the Fourier frequency domain.

The dynamic time error component, *dTE*(*t*), is related to random noise accumulation (e.g., due to T‑BC time-stamping or wander accumulated in the synchronous Ethernet network and injected into the time synchronization plane when synchronous Ethernet is used in combination with PTP or due to packet-delay variation experienced by the timing signal packets). The power spectrum of the dynamic time error is spread out over the Fourier frequency domain and the power can be reduced, to some extent, by low-pass filtering (e.g., as a result of the bandwidth of a given clock function within a network element).

To facilitate the analysis, it helps to further decompose the dynamic time error signal into two uncorrelated sub-components: *dHTE*(*t*) and *dLTE*(*t*) which represent the high and low frequency sub‑bands of the dynamic time error, and where the bands are divided based on the bandwidth of the filter action of network element "*i"*. Such decomposition is useful for analysing the accumulation of noise in a chain of time clocks. (Analysis of transient and hold-over budgets is also important, but is separate from this discussion). To a first approximation, the low-pass filter action of the network element can be modelled as an ideal low-pass filter with cut-off frequency *B* (Hz),

(IV-4)

which separates the total time error into three components:

(IV-5)

The above decomposition of time error into three sub components is illustrated in the following table.

Table IV.1 – Decomposition of time error into sub-components

|  |  |  |
| --- | --- | --- |
| *TE*(*t*) | *cTE* | |
| *dTE*(*t*) | *dHTE*(*t*) |
| *dLTE*(*t*) |

## IV.3 Accumulation of time error in a chain of clocks

The accumulation of time error in a chain of clocks can be analysed in terms of the constant time error and dynamic time error components introduced above. It is important to note that the three components of time error described above accumulate differently. Specifically, the inherent low‑pass nature of the clock filtering in a network element affects the incoming dynamic time error but passes the incoming constant time error component essentially unchanged. Furthermore, the network element may add both constant and dynamic time error. One approach to illustrating the accumulation of time error is described with reference to Figure IV.1.




Figure IV.1 – Accumulation of time error

The maximum absolute time error at reference points X and Y are:

(IV-6)

(IV-7)

where the subscripts "X" and "Y" indicates the value measured at reference points X and Y, respectively.

The constant time error at Y can be represented as the sum of the constant time error at X (*cTEX*) plus the constant time error generated internally by the network element "*i*" (*cTEi*)

(IV-8)

The dynamic time error, *dTEY*, at Y is more complex, because a simple sum cannot be used. This is because the network element introduces a low-pass filter. As described above, the dynamic time error at X (the input of the network element "*i*") can be decomposed into high and low band sub‑components:

(IV-9)

and the dynamic time error introduced by the network element "*i*" can similarly be expressed in terms of low-frequency and high-frequency components as:

(IV-10)

Then, the dynamic time error at Y (the output of the network element "*i*"), is a combination of the dynamic time error introduced by element "*i*" and the dynamic time error at X, the input dynamic time error being filtered by the processing of that element. The high band dynamic time error at X will, to a first approximation, be filtered out by the network element, while the low band dynamic time error at X will, to a first approximation, be passed through the network element. Low-band dynamic time error generated by the network element will, to some extent, be compensated by the time tracking action of the network element, but some residual low-band dynamic time error is expected to remain.

Therefore, we can represent the dynamic time error at Y in terms of the low band dynamic time error at X [*dLTEX*(*t*)], and the dynamic time error generated internally by network element "*i*" [*dLTEi*(*t*) and *dHTEi*(*t*)]:

(IV-11)

Substituting these two decompositions into the equation for maximum absolute time error at Y, we get the following expression:

(IV-12)

Therefore, the maximum absolute time error at point Y depends on:

• the constant time error at X

• the constant time error introduced by network element "*i*"

• the low-band dynamic time error at X

• the dynamic time error introduced by network element "*i*" (low-band and high-band).

More generally, in a chain of time clocks, to a first order approximation:

• the constant time error, and link asymmetry, accumulates linearly

• the low-band dynamic time error accumulates incoherently

• the high-band dynamic time error is contributed mainly by the last element in the chain.

In a chain of time clocks, where the *N* nodes are indexed by the letter *i,* and the (*N–*1) links are indexed by the letter *j,* the maximum absolute time error at the output of the *Nth* node can be upper bounded as

 (IV-13)

here *linkTEj* denotes the asymmetry of link *j*, RSS denotes the square root of the sum of the squares of the *N* low-band dynamic time error contributions from each node, and the high-band dynamic time error of the last (*Nth*) node.

With this construct, constant time error accumulates coherently (simple summation) and dynamic time error accumulates incoherently (square-root of sum of squares) for the low band; the high band dynamic time error is present only as the contribution from the last stage. Stated differently, the mean values of the various sources of time error accumulate linearly and the variances of the various sources of time error accumulate linearly.

Therefore, the performance specification of a network element should include the following:

• maximum allowed constant time error generation;

• maximum allowed low and high band dynamic time error generation;

• dynamic time error bandwidth range (min/max);

• minimum dynamic time error input tolerance.

Appendix V  
  
Example of design options

(This appendix does not form an integral part of this Recommendation.)

# V.1 Network Limits

As described in Appendix IV, the network limits are expressed in terms of time error, and can be defined in one of three ways:

1. the maximum absolute time error, max |TE|
2. the dynamic time error component, *dTE*(*t*);
3. the constant time error component *cTE*.

For example, the end application requirement, which for an LTE TDD network is 1.5μs, is an example of a maximum absolute time error limit. The MTIE mask in clause 7.3 of this Recommendation is an example of a dynamic time error limit.

# V.2. Components of Time Error Budgets

A time error budget can be created for a network, working back from the end application requirement and subtracting out the time error generation introduced by various components. The components of the budget to be considered depend on the design of the operator’s network. They may include the following elements:

* **Time error generation of the PRTC and T-GM**The max|TE| permitted for an integrated PRTC/T-GM combination is 100ns, as defined in [ITU-T G.8272]
* **Dynamic time error of the network of T-BCs, |dTE’|**The simulations performed have demonstrated that the maximum absolute dynamic time error, |dTE’| is less than 200ns for chains of up to 20 T-BCs.   
  (Refer to Appendices I and II for further information on these simulations)
* **Constant time error of the T-BCs**The constant time error, cTE generated by a Type A T-BC is 50ns or less. cTE adds linearly with the number of T-BCs, therefore the cTE generated by a chain of 10 Type A T-BCs is up to 500ns.  
  Similarly, the constant time error, cTE generated by a Type B T-BC, is 20ns or less; therefore, the cTE generated by a chain of 20 Type B T-BCs is up to 400ns.  
  The cTE generated by a chain of clocks is denoted *ceptp\_clocks.*
* **Constant time error of the links between network elements**The time offset estimation in PTP is unable to determine if the forward and reverse delays are asymmetric delays. Any difference in link delay between the forward and reverse directions will cause an error in a clock’s calculation of time offset from master. This difference in delay may be caused by delays in the physical layer component, different wavelengths used in each direction, or differences in the lengths of the forward fibre compared to the reverse fibre.  
  The cTE generated by the links in a chain denoted *celink\_asyms.*
* **Transients caused by protection switching**There are several different failure scenarios that can be considered, and these are described in [ITU-T G.8275]. For example, physical layer assisted holdover may be used in the T-GM, to keep the internal clock “ticking” at a constant rate, or the PTP network may switch over to an alternative T-GM.
* **Noise generation of end application**Some allowance must be made for noise generation in the end application. In the case of an eNodeB, this is normally considered to be 150ns.

NOTE 1 – The terms *cTE* and *dTE’* are not measured separately, but indicate the components that build max |TE|. In the worst case, *cTE* and *dTE'* are both of the same polarity, but in a specific deployment they may partly compensate each other if the polarity is different.

NOTE 2 – In order to meet the TED limits, the End application shall tolerate noise at points C. In case *dTE*(*t*) exceeds the target limit of 200 ns, the end application should provide appropriate filtering to reduce the noise at reference point D to the value of *dTE’*, expressed in terms of maximum absolute time error. Further information is provided in Appendix VI.

NOTE 5 – *cTE* can be considered approximately constant over time assuming there are no changes in the network (e.g., re-routing).

# V.3 Failure Scenarios

There are three main failure scenarios considered here:

1. Failures in the synchronization network that cause the End Application clock to enter holdover for a short period. This is denoted TEREA (rearrangement time error), which is provided by end application, and is normally considered to be less than 250ns.

* As an example, this might be triggered by a loss of PRTC traceability of one of the redundant T-GMs in the network. The loss of traceability is indicated by the clockClass field carried in the Announce messages indicating a degraded quality level, and triggers the BMCA to run. If the clockClass is set to a value that is unacceptable to the End Application, then the clock will enter holdover for a short period (e.g. 1 minute) prior to synchronizing to another T-GM.

1. Failures in the synchronization network that do not cause the End Application clock to enter holdover. This is denoted TEHO (holdover time error), which is provided by PRTC, and is normally considered to be less than 400ns.

* As an example, this might be related to a short interruption of the GNSS signal (e.g. 5 minutes), causing the PRTC to go into holdover for a short period. During this period, either a PRC-traceable synchronous Ethernet signal or a stable internal oscillator might be used as a back-up to the PRTC. In this case, the clockClass field continues to indicate an acceptable quality level so that the end application clock stays locked to the PTP reference.

1. Long interruption to the GNSS signal, with no alternative UTC-traceable T-GM available.  
   The long-term holdover condition is handled as a special case where the 1.5 μs limit is exceeded. This is assumed to be a particularly rare event.   
   The time error due to the holdover in this case, provided by PRTC, is assumed to be, in the worst case, 2'400 ns.

Further information on the protection scenarios and related budget is provided in this Appendix and in [ITU-T G.8275].

NOTE 1 – The end application is not required to handle long time synchronization holdover periods but only short interruptions that could be caused by network rearrangements. Time synchronization and rearrangements that may happen in the network and that are modeled by TEHO are included in the network limits. As a first approximation, TEREA and TEHO shall not be considered at the same time; in fact, TEREA assumes that the end application enters holdover as soon as a failure is detected in the network, while TEHO assumes that the end application continues to be locked to the incoming reference and in this case there is no need to allocate a budget to TEREA.

NOTE 2 – The time to restore (e.g., time to lock to a secondary time-synchronization reference) at the end application depends on the availability of physical frequency synchronization support and on the characteristics of the clock implemented in the end application.

# V.4 Time Error Budget Allocation

The following table presents an example budget calculation related to the three failure scenarios.

Table V.1 – Example of time error allocation

| Budget Component | Failure scenario (a) *(T-GM rearrangement)* | | Failure scenario (b) *(Short GNSS interruption)* | | Failure scenario (c) *(Long holdover periods, e.g. 1 day)* | |
| --- | --- | --- | --- | --- | --- | --- |
| **PRTC (ceref)** | 100 ns | | 100 ns | | 100 ns | |
| **Holdover and Rearrangements in the network (TEHO)** | NA | | 400 ns | | 2’400 ns | |
| **Random and error due to synchronous Ethernet rearrangements (dTE’)** | 200 ns | | 200 ns | | 200 ns | |
| **Node Constant including intrasite (*ceptp\_clock*)  (Notes 1 and 2)** | Type A 550 ns | Type B 420 ns | Type A  550 ns | Type B 420 ns | Type A  550 ns | Type B 420 ns |
| **Link Asymmetries (*celink\_asym*) (Note 3)** | 250 ns | 350 ns | 100 ns | 230 ns | 100 ns | 230 ns |
| **Network Limit at reference point C** | **1100 ns** | | **1350 ns (Note 4)** | | **3350 ns** | |
| **Rearrangements and short Holdover in the End Application (TEREA)** | 250 ns | | NA | | NA | |
| **End application (TEEA)** | 150 ns | | 150 ns | | 150 ns | |
| **Total (TED)** | **1'500 ns** | | **1'500 ns** | | **3'500 ns (Note 5)** | |
| NOTE 1 – For Type A clocks, it is assumed in these examples that the clocks contribute constant TE of 50 ns as per type A T-BC (see [ITU-T G.8273.2]).  In deployment case 1 the HRM is composed of: 1 T-GM, 10 Type A T-BCs, 1 T-TSC (embedded in the end application) and 11 links.  In deployment case 2 the HRM is composed of: 1 T-GM, 9 Type A T-BCs, 1 T-TSC, 10 links and 1 intra-site link. The time error budget allocated to the time synchronization distribution in the intra-site connection between the packet clock and the end application in the worst case is 50 ns. Therefore the number of T-BCs is reduced by 1 to accommodate the extra time error resulting from the intra-site link.  NOTE 2 – For Type B clocks, it is assumed in these examples that the clocks contribute constant TE of 20 ns as per type B T-BC (see [ITU-T G.8273.2]).  In deployment case 1 the HRM is composed of: 1 T-GM, 20 T-BCs, 1 T-TSC and 21 links.  In deployment case 2 the HRM is composed of: 1 T-GM, 19 T-BCs, 1 T-TSC, 20 links and 1 intra-site link. The time error budget allocated to the time synchronization distribution in the intra-site connection between the packet clock and the end application in the worst case is 20 ns. Therefore the number of T-BCs is reduced by 1 to accommodate the extra time error resulting from the intra-site link.  NOTE 3 – The link asymmetry budget is the remainder after any asymmetry compensation has been included.  NOTE 4 – Failure scenario (b) may cause the network limit of 1'100 ns at point C to be exceeded. This is for further study.  NOTE 5 – Exceeding the TED limit of 1’500 ns may cause service degradation. The maximum frequency of occurrence of this scenario is governed by operator targets on service reliability. | | | | | | |

# V.5 Operator Options

The budget presented above is an informative example, demonstrating how an operator can construct a time error budget for the network.

Each operator can construct their own budget along similar lines. For example, if an operator used a smaller network with fewer nodes, then *ceptp\_clock* (the sum of the constant time error from each clock) could be reduced. This either leaves a greater margin, or allows the link asymmetry budget (*celink\_asym)* to be increased.

Operators may also choose different protection strategies. Some may prefer using PRC-traceable frequency assisted holdover in the T-GMs (i.e. scenario B), while others may choose to distribute more T-GMs around the network for immediate fail-over to an alternative T-GM (i.e. scenario A).

# V.6 Further Details

As described in Appendix V.1, V.2, V.3 and V.5, the network limits are expressed in terms of the maximum time error, max |TE| and this is the result of two main components:

* the dynamic time error component, *dTE*(*t*),
* the constant time error component *cTE*.

In order to take into account

1. the internal noise sources of the end application, (indicated by TEEA),
2. the residual noise caused by the dynamic time error component (indicated by *dTE’*),
3. short holdover at the End Application during rearrangements in the synchronization network (indicated by TEREA ), and
4. holdover in the synchronization network when the time reference is not available (indicated by TEHO),

the network limit applicable at reference point C expressed in terms of maximum absolute time error must satisfy the following relationships.

For case a):

max |TEC| + TEEA + TEREA ≤ max|TED|, (V-1a)

with

|(cTE + dTE’)| ≤ max |TEC|. (V-2a)

For case b):

max |TEC| + TEEA ≤ max|TED|, (V-1b)

with

|(cTE + dTE’)| + TEHO ≤ max |TEC|. (V-2b)

In the above, TED indicates the network limit at reference point D expressed in terms of maximum absolute time error, TEHO represents the budget allocated to holdover and rearrangements in the network and |*dTE’*| is the maximum absolute value of a filtered version of the dynamic time error component *dTE*(*t*). In practice *dTE’* estimates the dynamic component of the time error at the output of the End Application.

NOTE: the End Application is not required to handle long time synchronization holdover periods, but only short interruptions that could be caused by network rearrangements. Time synchronization and rearrangements that may happen in the network and that are modeled by TEHO are included in the network limits. As a first approximation, TEREA and TEHO shall not be considered at the same time; in fact, TEREA assumes that the End Application enters holdover as soon as a failure is detected in the network, while TEHO assumes that the End Application continues to be locked to the incoming reference and, in this case, there is no need to allocate a budget to TEREA.

NOTE: the terms *cTE* and *dTE’* in the previous relationship are not measured separately, but indicate the components that build max |TE|. In the worst case, *cTE* and *dTE'* are both of the same polarity, but in a specific deployment they may partly compensate each other if the polarity is different.

The simulations performed have shown that is possible to limit |*dTE’*|to 200 ns or less (i.e., in the worst case |*dTE’*| = 200 ns), and this value is considered in the time error budgeting analysis. Refer to Appendices I and II for further information on these simulations.

NOTE: in order to meet the TED limits, the End application shall tolerate noise at points C. In case *dTE*(*t*) exceeds the target limit of 200 ns, the end application should provide appropriate filtering to reduce the noise at reference point D to the value of *dTE’*, expressed in terms of maximum absolute time error. Further information is provided in Appendix VI.

NOTE: the time to restore (e.g., time to lock to a secondary time-synchronization reference) at the end application depends on the availability of physical frequency synchronization support and on the characteristics of the clock implemented in the end application.

Based on (V-1a) and (V-2a), the following (V-3a) applies for case a),

|cTE | ≤ TED – (TEEA + TEREA + dTE’) (V-3a)

And based on (V-1b) and (V-2b), the following (V-3b) applies for case b),

|cTE| ≤ TED – (TEEA + TEHO + dTE’) (V-3b)

According to the assumption of TED = 1500ns, TEEA = 150ns, TEREA = 250ns, TEHO = 400ns, and *dTE'* = 200ns, the following (V-4a) applies for case a),

|cTE |≤ 1500ns – (150ns + 250ns + 200ns) = 900ns, (V-4a)

and the following (V-4b) applies for case b),

|cTE| ≤1500ns – (150ns + 400ns + 200ns) = 750ns (V-4b)

The constant time error component *cTE* is due to static contributions to the time error, mainly related to link asymmetries and PTP clock (T-BC, T-GM and T-TSC) constant time error accumulation. Note: *cTE* can be considered approximately constant over time assuming there are no changes in the network (e.g. re-routing).

In particular *cTE* can be expressed as follows:

|cTE |= ceref + ceptp\_clocks + celink\_asyms, (V-5)

where *ceref* is the accuracy of the PRTC as specified in G.8272, *ceptp\_clocks*is the sum of PTP clocks’ constant time errors, which are planned to be defined as part of the T-BC specification, and *celink\_asyms* is the overall time error due to link asymmetries. *ceptp\_clocks* for *m* number of PTP clocks (T-GM, T-BC or T-TSC) in a chain can be expressed as follows:

, (V-6)

where *ceptp\_clock,n* is the constant time error for the *n*th PTP clock.

*celink\_asyms* for *m*+1 number of links can be expressed as follows:

, (V-7)

where *celink\_asym,n* is the time error due to link asymmetry for the *n*th link.

Assuming Level of accuracy 4 as per Table 1/G.8271 (i.e. TED = 1.5 us) and c*eref* = 100 ns,the following applies for case a):

cTE = ceref + ceptp\_clocks + celink\_asyms ≤ 900ns (V-8a)

and therefore

ceptp\_clocks + celink\_asyms ≤ 800 ns, (V-9a)

and the following applies for case b):

cTE = ceref + ceptp\_clocks + celink\_asyms ≤ 750ns, (V-8b)

and therefore,

ceptp\_clocks + celink\_asyms ≤ 650 ns. (V-9b)

For the case of an HRM of 10 T-BCs, of constant TE of 50 ns (T-BC with Constant Time Error Class A, see G.8273.2) and assuming that the constant time error for the T-GM also is 50 ns, this leads to

ceptp\_clocks = 50 ns + (10 × 50 ns) = 550 ns (V-10)

And, for the case of an HRM of 20 T-BCs, of constant TE of 20ns (T-BC with Constant Time Error Class B, see G.8273.2), and assuming that the constant time error for the T-GM also is 20ns, this leads to

ceptp\_clocks = 20 ns + (20 × 20 ns) = 420 ns. (V-11)

Then the fiber asymmetry budget for case a), with T-BC Class A of G.8273.2, is

celink\_asyms ≤ 250 ns, (V-12a-1)

and with T-BC Class B of G.8273.2 is

celink\_asyms ≤ 380 ns. (V-12a-2)

The fiber asymmetry budget for case b) with T-BC Class A of G.8273.2 is

celink\_asyms ≤ 100 ns, (V-12b-1)

and with T-BC Class B of G.8273.2 is

celink\_asyms ≤ 230 ns. (V-12b-2)

Appendix VI  
  
Mitigation of time error due to synchronous Ethernet transients

(This appendix does not form an integral part of this Recommendation.)

Appendix II, clause II.1.2 illustrates HRMs for the transport of phase/time via PTP with physical layer frequency support. Figure II.5 illustrates the congruent scenario, where the frequency and phase/time transports follow the same synchronization path. Figure II.6 illustrates the non‑congruent scenario, where the frequency and phase/time transports follow different synchronization paths. A rearrangement of the physical layer frequency, e.g., synchronous Ethernet, transport results in phase/time error at each T-BC, the T-TSC, and the end application. The time error is generally larger in the congruent scenario than in the non-congruent scenario, because in the congruent scenario each T-BC has errors due to the rearrangement transient in both the time and frequency planes. The latter occurs in the physical layer frequency input to a T‑BC, and the former occurs in PTP Sync messages input to a T-BC from the upstream T-BC. In the non-congruent scenario, a T-BC has an error due only to the physical layer frequency input (assuming that only one synchronous Ethernet reference chain at a time undergoes a rearrangement).

Details on requirements and solutions to address this issue are provided in [ITU-T G.8273.2].

NOTE 1 – In the case where in the congruent scenario the T-BC does not comply with [ITU-T G.8273.2] Annex B, the time error due to the synchronous Ethernet rearrangement can be reduced to an acceptable level by using an end application clock with sufficiently narrow bandwidth and sufficiently small gain peaking, and by collocating a suitable clock with the end application in the frequency plane. Simulations have shown that for the HRM of Appendix II, a maximum end application clock bandwidth of 0.005 Hz, with a maximum gain peaking of 0.1 dB, can reduce the time error due to the synchronous Ethernet rearrangement to an acceptable level. The analysis was done assuming an [ITU-T G.812] type I clock is collocated with the end application clock in the frequency plane; however, a different type of clock might still result in an acceptable time error. This has not been verified.

In the non-congruent scenario, the time error will be acceptable if the T-BCs, T-TSC, and end application have minimum bandwidth of 0.05 Hz,maximum bandwidth of 0.1 Hz and maximum gain peaking of 0.1 dB, and if the frequency plane clocks collocated with the T-BCs, T-TSC, and end application are EECs. This is true whether or not the synchronous Ethernet transient is rejected at each T-BC.

NOTE 2 – The case of a network where synchronization status message (SSM) is not used is for further study.

Appendix VII  
  
Maximum relative time error

(This appendix does not form an integral part of this Recommendation.)

Time errors (accuracy) could also be expressed in terms of maximum relative time error, rather than maximum absolute time error, which is described in Appendix IV. However, in order to calculate the relative time error, it is necessary to calculate the absolute time error as well.

Now, in order to calculate the maximum relative time error accuracy, one approach to illustrating the accumulation of relative time error is described with reference to Figure VI.1.




Figure VII.1 – Illustration of Relative Time Error

In figure VI.1, nodes 1 to 5 represent the joint part of the synchronization supply chain, which is common for all base stations. Nodes 5 to 6(a, b, c)/7(a, b, c)/8(a, b)/9 represent the part of the synchronization supply chain that is used for the specific base station only (which is part of the base station cooperation cluster). Time error components from the common used synchronization chain, such as cTE, do influence all base stations of the synchronization cluster in the same way. That is, from figure VI.1, the entire chain requires 1.1 μs as maxlTEl for the entire chain due to TDD operation., In addition, a maximum relative Time Error of 500 ns maximum deviation between the end applications is required inside the synchronization cluster.

From figure VI.1, the maximum absolute time error at reference points 5/6(a, b, c)/7(a, b, c)/8(a, b)/9 is:

(VI-1)

where X represents the reference points 5/6(a, b, c)/7(a, b, c)/8(a, b))/9 at which the maximum absolute time error is measured. Now, the maximum relative time error is related to the maximum deviation (time error) between adjacent base stations that are present in the same synchronization cluster, obtaining their frequency and phase synchronization from the same source for the last network elements in the chain.

Firstly, the relative time error between node X and node Y is,

TExy(t) = TEx(t) – TEy(t) (VI-2)

And, the maximum absolute relative time error is,

**max|TExy(t)| = max|TEx(t) – TEy(t)| (VI-3)**

In addition, the maximum time error can be also denoted by Eq. (VI-4) and Eq. (VI-5)

TEx(t) = TEz(t) + TExz(t) or TExz(t) = TEx(t) – TEz(t) (VI-4)

TEy(t) = TEz(t) + TEyz(t) or TEyz(t) = TEy(t) – TEz(t), (VI-5)

where:

TEz(t), TEx(t) and TEy(t) are the absolute time errors at node Z, node X and node Y, respectively. The node Z, e.g., node 5 in Figure VI.1, connects with both node X and node Y, and

TExz(t) is the relative time error between node X and node Z,

TEyz(t) is the relative time error between node X and node Z.

Substituting Eq. (VI-4) and Eq. (VI-5) into Eq. (VI-2) gives

TExy(t) = TEx(t) – TEy(t)

= (TEz(t) + TExz(t)) – (TEz(t) + TEyz(t))

= TExz(t) – TEyz(t) (VI-6)

Then, the maximum absolute relative time error is

max|TExy(t)| = max|TEx(t) – TEy(t)|

= max| TExz(t) – TEyz(t) | (VI-7)

A well-known property of inequalities involving real numbers is

 (VI-8)

for any real numbers *u* and *v*.

Then:

| TExz(t) – TEyz(t) | ≤ | TExz(t) | + |TEyz(t) | (VI-9)

and:

max| TExz(t) – TEyz(t) | ≤ max(| TExz(t) | + |TEyz(t) |) (VI-10)

In addition, for any two real-valued functions, *f*(*t*) and *g*(*t*):

 (VI-11)


Then, using Eq. (VI-11) in Eq. (VI-10) produces :

max| TExz(t) – TEyz(t) | ≤ max| TExz(t) | + max|TEyz(t) |). (VI-12)


Appendix VIII  
  
Models for Budgeting in a chain of Microwave Devices

(This appendix does not form an integral part of this Recommendation.)

Figures VIII.1 and VIII.2 below show the topology to be considered when developing budgets for chains of microwave equipment functioning as chains of T-BCs.

**Figure VIII.1: Network reference model for phase/time synchronization over *M* microwave hops**

The case of cascaded Microwave links where microwave links are alternated with Ethernet based equipment or in general where the microwave equipment are connected via Ethernet and PTP is carried over Ethernet, can be modelled by the following figure showing *N* cascaded T-BCs combined with *M* microwave links.


****

**Figure VIII.2: Network reference model for phase/time synchronization over *M* microwave hops, including intermediate conversion between Microwave to Ethernet**

NOTE 1: similar topology can be considered when developing budgets for chains of microwave equipment functioning as chains of T-TCs (i.e., replacing T-BC with T-TC in figures VIII.1 and VIII.2).

NOTE 2: This does not require that each microwave equipment (transmitter, repeater or receiver) must function as a PTP BC or TC. The equivalence to a T-BC or T-TC is purely for performance estimation purposes as part of the HRM.


Figure VIII.3 shows an example of equipment that is transferring timing flow from native PTP to native access media, such as microwave equipment. Only one PTP port and one Special port are shown in the diagram, although the equipment may contain multiple ports.



**Figure VIII.2: Timing Flow from PTP to Native Access Media (Either Direction)**

NOTE: In the above diagram an example is shown with one physical port on each side

Figure VIII.4 shows an example of equipment that is transferring timing flow from native access media to PTP, such as microwave equipment. Only one PTP port and one Special port are shown in the diagram, although the equipment may contain multiple ports.




**Figure VIII.3: Timing Flow from Native Access Media to PTP (Either Direction)**

NOTE: In the above diagram an example is shown with one physical port on each side

Appendix IX  
  
Models for Budgeting in a chain of xPON or xDSL Devices

(This appendix does not form an integral part of this Recommendation.)

Figure IX.1 below shows the topology to be considered when developing budgets for chains of native access equipment (such as xPON or xDSL) functioning as chains of T-BCs.




**Figure IX.1: Network reference model for phase/time synchronization over native access media**

As shown in Figure IX.1, the same performance budget of the equivalent of two T-BCs may be used when developing performance budgets for access systems, e.g. xPON or xDSL. This is purely for performance estimation purposes; it does not mean that each unit (e.g. OLT and ONT in a GPON system) has to actually function as a PTP BC.

When measuring the performance of a GPON system, it should be fully loaded with ONTs for worst-case noise generation.


Figure IX.2 shows an example of equipment that is transferring timing flow from native PTP to native access media, such as xPON OLT or xDSL DSLAM equipment. Only one PTP port and one Special port are shown in the diagram, although the equipment may contain multiple ports.



**Figure IX.2: Timing Flow from PTP to Native Access Media (Downstream)**

NOTE: In the above diagram an example is shown with one physical port on each side

Figure IX.3 shows an example of equipment that is transferring timing flow from native access media to PTP, such as xPON ONU or xDSL RT-DSLAM equipment. Only one PTP port and one Special port are shown in the diagram, although the equipment may contain multiple ports.



**Figure IX.3: Timing Flow from Native Access Media to PTP (Downstream)**

NOTE: In the above diagram an example is shown with one physical port on each side

\_\_\_\_\_\_\_\_\_\_\_