



The 60802 challenge of meeting time accuracy goals across long daisy-chains using 802.1AS[™]-2020 An analysis and a proposed path forward

David McCall, Kevin Stanton, Greg Schlechter (Intel) Jordan Woods, Tom Weingartner (Analog Devices)

September 2021 Interim of 802.1 TSN / 60802

IEEE 802.1 TSN / 60802 Interim, September 2021 Available at http://www.ieee802.org/1/files/public/docs2021

McCall, Stanton with Woods, Weingartner, and Schlechter

	Abstract
i	lustrial Automation Systems require microsecond-accurate time across long daisy-chains of devices using IEEE Std. 802.1AS™- 2020 as specified by IEEE/IEC 60802.
j	nulated protocol and system parameters have thus far either been judged impractical or have failed to meet the time-accuracy requirement.
In	this contribution we:
1.	Summarize the assumptions, requirements and results to date
2.	Challenge certain assumptions
3.	Propose an approach that we believe could lead to a solution

Some Requirements & Assumptions to Date

Requirements:

- Topology: 64-100 network hops (i.e. 2 endstations + 63-99 devices in a chain)
- Time Accuracy: Not to exceed +/-1us with respect to the GM at any node
 - Measured at each Working Clock, e.g. used by 802.1Qbv (i.e. GCL) and the Application Clock

Assumptions:


- →Local Clock reference frequency (in each system) is an XO, i.e. a quartz crystal oscillator
- →The 802.1AS GM does not have better PPM stability than the other nodes
- → No averaging of the pDelay measurement is performed
- Temperature gradients induce PPM gradients, resulting in time-duration-measurement errors
- Various Ambient Temperature profiles (T_{Ambient}) have been used
 - With various transfer functions of PPM = f(T_{Crystal})]
- − \rightarrow Zero thermal resistance between T_{Ambient} and T_{Crystal} (0°K/W) ←

Note: Assumptions that we recommend revisiting are marked with " \rightarrow "

IEEE 802.1 TSN / 60802 Interim, September 2021 Available at http://www.ieee802.org/1/files/public/docs2021

McCall, Stanton with Woods, Weingartner, and Schlechter

p. 3



Viable Parameter Selections


- Sync Interval
- Sync-to-Follow-up delay
- pDelay Interval
- Timestamp Granularity
- Rx/Tx Timestamp Asymmetry:
- Residence Time = Sync-to-Followup-Delay + 10ms

→A simple analytical Model is needed to more quickly choose scenarios for more detailed time-series simulation

Quickly iterate a Model over minutes, then invest the >1 week for the detailed simulation

IEEE 802.1 TSN / 60802 Interim, September 2021 Available at http://www.ieee802.org/1/files/public/docs2021

McCall, Stanton with Woods, Weingartner, and Schlechter p. 5



Motivation &	Results (so far)	
 Develop a method of it Input: key 802.1AS para Output: time sync accu 	5	
 Approach by modelling Requires an analysis of 	the errors and how they accur the errors first	nulate
 Analysis of the errors h current time series sim 	as already suggested some assult ulation that should be revisited	umptions inherent in the
insights it reveals Goal is to introduce the 	s through the error analysis and e overall approach share the insights hat require further analysis; will prese	
 Next steps: Build the model Complete the additional 	al analysis	
IEEE 802.1 TSN Interim, Virtual, September 2021	Available at http://www.ieee802.org/1/files/public/docs2021	McCall, Stanton with Woods, Weingartner, and Schlechter

Before proceeding...

There is a lot of information in this presentation. It's presented in sections, each of which builds upon the previous sections. It's likely that if, during the section on how Timestamp Granularity and Dynamic Timestamp Error impacts pDelay Error you are thinking "What about Neighbor Rate Ratio?"...that your question will be answered during the later section on pDelay and Neighbor Rate Ratio. So can I ask that you limit your questions during the presentation to questions about the clarity of what is on the screen. I'd further ask that, if possible, you type your question into the chat window and, if he can, Kevin will answer it there...or interrupt the presentation in order to ask the question or make an important clarification clear to all attendees.


Thank you in advance for your help getting through everything in the time available.

Summary of Main Insights

- pDelay should be averaged.
 - Should nearly eliminate pDelay_{TSerror}
- NRR should not be averaged.
 - Provided (Timestamp Errors / pDelay Interval) is negligible in terms of ppm
- There are significant benefits to the GM having greater ppm stability (lower ppm/s).
- It is hard (impossible?) to eliminate Timestamp granularity and Dynamic Timestamp error effects from Residence Time
 - Need more work to see how far these elements can realistically be reduced
- Synchronising pDelayReq to arrive just before Sync would minimise the effect of Clock Drift.
- There may be opportunities to compensate for NRR_{error}
 - And therefore RR_{error}


IEEE 802.1 TSN Interim, Virtual, September 2021 Available at http://www.ieee802.org/1/files/public

AcCall, Stanton with Woods, Weingartner, and Schlec



This is a simple view of how time sync works.


The basics are: measure path delays (pDelay) and residence times (residenceTime); add them to a Sync message as it is passed from the GM to the End Station.



Adding a bit more detail, this is how that's done in practise.

The Sync message contains the TIME of transmission from the GM, a Correction Field of the delay that has accumulated since it was transmitted, and a measure of the Rate Ratio, i.e. the ratio between the current clock speed and the GM's clock speed.


It's worth pointing out that each device is responsible for updating the Correction Field based on the **incoming** pDelay plus **it's own** Residence Time. Also a device measures the Neighbor Rate Ratio between itself and the upstream device. It then adds that to the incoming Rate Ratio. And finally uses the new Rate Radio to modify the measured pDelay and the Residence Time prior modifying the Correction Field, and passing on everything to the next device.



Building up the logical elements and connection of this process...the simple model looks like this...


Time Sync – Ele	ements & Relatic	onships
GM TIME	Accumulated Corrections Rate Ratio (Accumulated NRRs)	End Station Time
pDelay	Resi	idence Time
pDelay	Resi	idence Time

As mentioned, the time sync is actually accomplished by accumulating the delays (i.e. the corrections) and measuring the rate ratio between the GM and the End Station.



At each bridge there is a process for taking the incoming Correction Field and Rate Ratio and adding effects of the local pDelay (between the local and upstream device) and Residence Time.

I'll be referring back to this diagram later, but when it comes to analysing the errors involved in this process, it's helpful to take a slightly different view...



This is the start of the error analysis.

Timestamp Granularity, is related to the maximum resolution of Timestamps.

Dynamic Timestamp Error is in addition to Granularity and can be very implementation dependant.

Clock Drift is just the way that each device has it's own local clock which is running a slightly different speed...and also changing that speed over time (mostly due to temperature changes; or at least those are the changes that have the greatest impact on our analysis).

The other errors are all rooted in those three.


Not all of the relationships need to be modelled. Figuring out which can be ignored is part of the analysis.

pDelay – Timestamp Granularity & Dynamic Time Stamp Error


IEEE 802.1 TSN Interim, Virtual, September 2021

ww.ieee802.org/1/files/public/docs2021

McCall, Stanton with Woods, Weingartner, and Schlechter p. 15




To be clear, we're only looking at these three elements in this section. We aren't looking at any of the others.



This is the idealised view...the Platonic ideal of how pDelay is measured.


Note that "A" is device 99. It initiates a pDelayReq to the upstream device (98)...which responds with a pDelayResp...after the pDelay Response Time.

The default maximum for pDelay Response is 10ms, which is much longer than the pDelay which in this case is 14ns...indicating a cable length of 4.2m...but for the moment I'm going to model this shorter pDelay Response Time to make things legible and illustrate some principles...




Let's put some numbers on the time line. We'll use a resolution of 8ns, which is what you'd get with a clock speed of 125MHz.

But...clocks A & B aren't the same...they aren't counting the same numbers at the same time.




We'll model this by just adding a nice, round 8,000 to the lower line.

This requires changing the equation to subtract B's pDelay Response time (on the lower timeline) from the time between A sending the Request and receiving the Response. It's mathematically equivalent...and also allows compensation for differing clock speeds (via Neighbor Rate Ratio...which we are **not** considering in this section).





8ns is our Timestamp Granularity...which means the pDelay Req could arrive at any time between clock ticks and the Timestamp will actually reflect the next clock tick.


I'm keeping things simple here by assuming the TX time is exactly on a clock tick (and measured as such)....but you can see the effect this has. The measurement of pDelay is 16ns, not 14ns.




I'll deal with the movement relative to each in a moment. For now, let's just look at this measurement and the fact that the timelines are independent. This means the clock ticks don't necessarily line up exactly. They might...but it's more likely there will be an offset.










At an offset >2ns, the measurement is no longer 16ns...




... it's worse. 20ns.








At 6ns the measurement gets back to 16ns.






And then we're back to where we started.


	Offset / ns 0 - 2 >2 - 6 >6 - <8	Measured Path Delay / ns 16 20 16	Average	e = 18 ns ≠ 14 ns						
OK to average as, over multiple measurements, the timelines will move relative to each other. But on it's own that doesn't help.										
	IEEE 802.1 TSN Interim, Virtual, September 2021 Available at http://www.ieee802.org/1/files/public/docs2021 McCall, Stanton with Woods, Weingartner, and Schlechter p. 31									

So...does this even work at all?


The good news is that yes, it does. There are two reasons...




Firstly, there is a relatively large amount of time between the left and right ends of the timeline due to the fact that pDelay Response Time is much longer than pDelay...a fact I previously ignored.




And secondly, that relatively long period of time is measured by two free running local clocks. Running at different speeds...and drifting slightly relative to each other.







Because the left and right ends of the timeline can effectively be decoupled from each other...because there are different numbers of clock ticks in X_A and X_B (which is compensated for by NRR...which we aren't not currently considering)...you can look at the measurement probabilistically...which looks like this...



This shows only error due to Timestamp Granluarity...8ns...centred on the 14ns, i.e. ± 4 ns




Add TX Timestamp Granularity.



Add Dynamic Time Stamp Error, ±2 ns.


Indications are that this error should be less than Timestamp granularity. It varies with implementation and I'll let Kevin talk about that a bit more later...but for the moment let's just model it as this probability.

If you add together all 8 uniform probabilities...



You get this.

At each TX and RX point, two uniform probabilities combine to give a triangular probability...and those combine to an overall bell curve probability.



Which can be averaged out.


pDelay Error – Observations

- Averaging of pDelay measurements should be mandatory
 - Delivers pDelay estimate with much lower error
- Helpful if implementations exhibit error probability distributions that can be averaged out to zero
- For Ethernet...
 - The goal is to estimate a relatively fixed quantity
 - Very low bandwidth low-pass filter is appropriate due to stability of pDelay. (IIR?)
 - Some dedicated startup behaviour may be appropriate to arrive quickly at a useful average
- For wireless...
 - More complex due to multi-path and potential movement of devices, but...
 - Unlikely to have long chains of devices, or at least long chains of mobile devices.
 - Out of scope for the current discussion.


EEE 802.1 TSN Interim, Virtual, September 2021 Available at http://www.ieee802.org/1/files/

McCall, Stanton with Woods, Weingartner, and Schlech






This is the model we just saw. The simulation does not do this. Instead it does...



This.

Dynamic Timestamp Error is $\pm 8ns...$ but it's either +8 or -8 with a 50:50 change of either for each and every timestamp. That's represented by the two vertical lines...one at +8, one at -8.

Working out the probabilities...




Case 1 in 60802-garner-new-simulation-results-new-freq-stab-model-0421-v02.pdf

And there is zero averaging of pDelay in the current simulation. The latest pDelay measurement is passed directly into the Correction Field.


Oh...and if you are wondering if this could result in a negative pDelay, i.e. the simulation of time travel...**yes**, it could. But not with the simulation's pDelay value of 150ns.

There were also three other simulations of interest in that same run of simulations.




Case 13 in 60802-garner-new-simulation-results-new-freq-stab-model-0421-v02.pdf

This turned both errors to zero. Which, for pDelay is the equivalent of what averaging should accomplish.




Case 14 in 60802-garner-new-simulation-results-new-freq-stab-model-0421-v02.pdf

This removed Timestamp Granularity Error...but kept Dynamic Timestamp Error.




Case 15 in 60802-garner-new-simulation-results-new-freq-stab-model-0421-v02.pdf


And this did the opposite...kept Timestamp Granularity Error, but removed Dynamic Timestamp Error.




Note that the simulation removed the effects of Timestamp Granularity and Dynamicstamp Error from both pDelay and Residence Time.


While pDelay could get close to this via averaging...you can't do that with Residence Time. So you'll get some big benefits from averaging...but not quite as much as shown here.








McCall, Stanton with Woods, Weingartner, and Schlechter




The Platonic ideal...

Note that A uses pDelayReq messages from B to measure Rate Ratio between the two. These are not the same messages that it uses to measure pDelay between A and B. For those exchanges the pDelayReq is issued by A.



Put some realistic number on it...



These are the errors that we could model.


Timestamp Granularity Error

Dynamic Timestamp Error (shown combined)


Clock Drift (not the +10ppm and -10ppm...but the fact that those ppm values are changing over time, i.e. at the green points they **aren't** +10ppm and -10ppm)

What factors to model?


Factor	YES / NO	
Time Stamp Granularity & Dynamic Time Stamp Error	NO	± 20 ns over 1s = ± 0.02 ppm Will be swamped by other errors.
Drift Rate of Local Clocks A & B (ppm/s) (Difference between Local Clock A ppm/s and Local Clock B ppm/s at start)	YES	For most recent temp profile, max possible difference between two clocks' rate of change of ppm is ± 1.2 ppm/s. ± 1.2 ppm/s over 1s = ± 1.2 ppm May be a significant contributor to overall dynamic time sync error.
Rate of change of Drift Rate of Local Clocks A&B (Difference between Local Clocks' ppm/s at start & finish.)	NO	For most recent temp profile, max rate of change of ppm/s (i.e. ppm/s per second) is $\sim \pm 0.006$ ppm/s ² . Rounding up to ± 0.01 ppm/s ² , over 1s (or 5s) the change is not significant. (Note: ignores discontinuities at start and end of temperature ramp, which are not realistic.)




So, we only need to look at Clock Drift...




So...remove the Timestamp Errors and modify the diagram so that we're looking at the appropriate scale...





Then squeeze things together to make a bit of room...







First...add a -0.6ppm drift on








Neighbor Rate Ratio Error - Observations There is a difference between actual NRR and measured NRR (mNRR) When clock rates are stable mNRR is very accurate Almost no difference between real NRR and mNRR No large impact from timestamp granularity or errors No benefit from averaging mNNR (or taking a median of previous values) if (Timestamp Errors / pDelay Interval) is negligible in terms of ppm (it actually makes things worse) When clock rates are drifting mNRR may have significant errors Significant difference between real NRR and mNRR Minimised when clock rates of neighboring devices drift in the same direction Maximised when clock rates of neighboring devices drift in different directions PPM vs. Temp curve for XO means the latter could be more common than expected





Current Simulation


- Mean pDelay Interval: 31.25ms
 - Would mean mNRRerror = ±0.019ppm, but...
- mNRR is measured based on t1 & t2 from most recent pDelay exchange...and the median
 of this plus 6 previous pDelay exchange (median of 7 exchanges)
 - As rate of change of clock drift is (ppm/s2) is low, clock drift can be treated as linear, so value from 3 pDelay intervals ago will be chosen every time.
 - This pushes the effective measurement time back by 3 pDelay intervals, i.e. makes mNRR_{error} 7x worse.
 - Worst case mNRR_{error} due to drift: ±0.13ppm
- pDelay interval is short enough that Timestamp errors have an appreciable effect
 ±20ns over 31.25ms is ±0.64ppm
- Worst Case NRRerror: ±0.77ppm
- Effect of Clock drift on calculations made between NRR measurements is low due to low pDelay Interval
 - ±1.2ppm over 31.25ms is ±0.0375ns

IEEE 802.1 TSN Interim, Virtual, September 2021 Available at http://www.available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/available.com/av


eee802.org/1/files/public/docs2021


cCall, Stanton with Woods, Weingartner, and Schle








McCall, Stanton with Woods, Weingartner, and Schlechter





















Start with a "simple" analysis.




Simple in that...if you feed NRR directly into RR, and don't account for time between measuring mNRR and using mNRR, i.e. applying it to Rate Ratio.

For pDelay Interval = 1s


...which is the 802.1AS-2020 default value, and the value used in this presentation when looking at NRR error.

See earlier in the presentation for full analysis.


The RR_{error} at 1 is fully removed at 2. This makes sense as RR is trying to calculate the ratio of Local Clock to GM clock. If everything is working correctly, the error will depend on the drift between the two...not the drift of clocks in the transmission path.



This continues to line up as we add Clock Drift to 2...





...and 3.




Adding Clock Drift to the GM is very different because it affects the Rate Ratio Error at every single downstream device.


Worse, it pushes them all in one direction, which could have further implications...when you start adding in the next layer of Rate Ratio Error...







McCall, Stanton with Woods, Weingartner, and Schlechter









NRR is measured at last pDelay message (mNRR)...but added to Rate Ratio at end of Residence Time (Time Sync message TX). This means that the amount of adjustment to Rate Ratio (i.e. NRR) is effectively measured at mNRR.




But the errors due to drift can remain in the system. This is the same inputs as for the simple analysis...but with added delay. In the simple analysis the



But the errors due to drift can remain in the system. This is the same inputs as for the simple analysis...but with added delay. In the simple analysis the



But the errors due to drift can remain in the system. This is the same inputs as for the simple analysis...but with added delay. In the simple analysis the



But the errors due to drift can remain in the system. This is the same inputs as for the simple analysis...but with added delay. In the simple analysis the

Observations

- Effect of RR_{error} can be significant
 - See section on effect of RR_{error} Residence Time Error for details
- RR_{error} due to mNRR_{error} cancels out at the next node
- RR_{error} due to Clock Drift does not necessarily cancel out.
 Can accumulate to some degree. Should average to zero, unless...
- GM clock drift affects every device in the chain, and in the same direction, i.e. affects the average
- Less time between pDelay message (used to measure NRR) and TimeSync is better
 - · Lower pDelay Interval is one method
 - If pDelay Interval is < Sync Interval many pDelay messages are "wasted"
 - · Setting pDelay to a multiple of Sync Interval and synchronising to send pDelay just before Sync would be more efficient
- Anything that can be done to compensate for NRR_{error} will flow through to RR_{error}

Modelling Rate Ratio Error

• Model two aspects...


- Error from mNNR_{error}
 - Errors out along the chain, node-to-node-to-node.
 - $\mathrm{RR}_{\mathrm{error}\mathrm{NRR}}$ never deviates by more than $\mathrm{mNRR}_{\mathrm{error}\mathrm{Range}}$
 - See earlier for equation


• Error from drift between time of mNNR measurement and Time Sync

- Should average out eventually...but with potentially large variances as the errors won't cancel out node-to-node.
- RRerrorDrift may vary by a lot more than mNRRerrorRange
 - Need more work to model and quantify this.

IEEE 802.1 TSN Interim, Virtual, September 2021


v.ieee802.org/1/files/public/docs2021








IEEE 802.1 TSN Interim, Virtual, September 2021


Available at http://www.ieee802.org/1/files/public/docs2021
















McCall, Stanton with Woods, Weingartner, and Schlechter





Summary of Main Insights

- pDelay should be averaged.
 - Should nearly eliminate $pDelay_{TSerror}$
- NRR should not be averaged.
 - Provided (Timestamp Errors / pDelay Interval) is negligible in terms of ppm
- There are significant benefits to the GM having greater ppm stability (lower ppm/s).
- It is hard (impossible?) to eliminate Timestamp granularity and Dynamic Timestamp error effects from Residence Time
 - Need more work to see how far these elements can realistically be reduced
- Synchronising pDelayReq to arrive just before Sync would minimise the effect of Clock Drift.
- There may be opportunities to compensate for NRR_{error}
 - And therefore RR_{error}


IEEE 802.1 TSN Interim, Virtual, September 2021 Available at http://www.ieee802.org/1/files/public

IEEE 802.1 TSN / 60802 Interim, September 2021

Recommended Next Steps

- Complete the Model
- Validate the Model using existing simulation(s) from Geoff
- Report back with a specific proposal containing 802.1AS parameters (e.g. rates etc.) and other recommendations that would meet the time accuracy goals for JP 60802 review

IEEE 802.1 TSN / 60802 Interim, September 2021 Available at http://www.ieee802.org/1/files/public/docs2021



Input Errors

Error	Distribution	Default Min	Default Max	Unit
clockDrift _{GM}	X% Stable (zero) (X-1)% Uniform	-0.6	+0.6	ppm/s
clockDrift	X% Stable (zero) (X-1)% Uniform	-0.6	+0.6	ppm/s
TSGE _{TX}	Uniform	-4	+4	ns
TSGE _{RX}	Uniform	-4	+4	ns
DTSE _{TX}	Uniform	-2	+2	ns
DTSE _{RX}	Uniform	-1	+1	ns

IEEE 802.1 TSN Interim, Virtual, September 2021 Available at http://www.ieee802.org/1/files/public/docs2021

Other Variable Inputs

Error	Default Value	Unit
pDelay	150	ns
pDelayInterval	1	S
pDelayResponse	10	ms
residenceTime	10	ms

IEEE 802.1 TSN Interim, Virtual, September 2021

Available at http://www.ieee802.org/1/files/public/docs2021

