


ClockSlave PI Controller: Definition and Implementation



Dragan Obradovic, Siemens AG

ClockSlave



ClockSlave Control Loop

- Control loop necessary to enable „**tracking**“ of the ClockMaster time by ClockSlave
- **Offset**: difference between the MasterTime the slave “n” becomes via Sync Messages (corrected by the pDelay) and the ClockMaster time
- **OCF**: controller output, which scales the frequency of the free running clock (e.g. LocalClock) in order to minimize Offset
- Frequency scaling achieved by changing the number of ticks of the free running clock by ± 1 in appropriate time intervals



Controller is active only at the arrival of Sync Message

Sync Messages arrive periodically with the period of $\sim T_{\text{sync}}$ (Sync interval at the GM)

➔ The controller is practically time-discrete

ClockSlave Control Loop: Time Discrete Representation

- **Controller:** → time discrete PI controller



$$OCF(k) = OCF(k-1) + K_p \cdot (Offset(k) - Offset(k-1)) + K_I \cdot Offset(k-1) \cdot T_{sync}$$

$$CSC(z) = \frac{f \cdot T_{sync}}{z-1} \cdot OCF(z)$$

- **Plant (ClockSlave):** an integrator of the free running clock frequency (f_{nom} : nominal and f_t : true frequency)

$$CSC(k) = CSC(k-1) + OCF(k-1) \cdot f_t \cdot T_{sync}$$

$$OCF(z) = \frac{K_p \cdot (z-1) + K_I \cdot T_{sync}}{z-1} \cdot err(z)$$





$$K_p = \frac{XX}{f_{nom} \cdot 1sec}; K_I = \frac{YY}{f_{nom} \cdot 1sec^2}$$

Where XX and YY are the parameters of the time continuous PI controller which was discretized



ClockSlave Control Loop: Time Discrete Representation

- Time discrete representation of the closed loop: signals are calculated and transmitted only at the discretization events (arrival of Sync Messages)
- But ClockSlave provides time continuously
- How is this achieved: by ZOH function, i.e. by making the time discrete output of the PI controller constant within the sampling interval



ClockSlave Control Loop: Mixed Time Discrete & Time Continuous Representation

- Alternative Representation



Limitation of the ClockSlave Control Loop

- **Bandwidth:** determined by T_{sync} (we cannot track frequencies of the MasterTime changes with a period $< T_{sync}$)



→ Have T_{sync} small

- **Noise:** the MasterTime is noisy (we have to keep the signal2noise ratio large enough)

→ reduce stamping errors

- **Delay:** MasterTime information is delayed by aggregated ResidenceTimes and $pDelays$ as well as the T_{sync}

→ Short ResidenceTimes



Controller is active only at the arrival of Sync Message

Sync Messages arrive periodically with the period of $\sim T_{sync}$ (Sync interval at the GM)

→ The controller is practically time-discrete