

September 1997

doc:IEEE P802.11-97/84

NTT Wireless Systems Laboratories

Hitoshi TAKANASHI

takanasi@pcs.wslab.ntt.co.jp

1-1 Hikarino-oka Yokosuka, Kanagawa Japan  
Tel: +81-468-59-3471 Fax: +81-468-55-1172

Submission

1




September 1997

doc:IEEE P802.11-97/84

Background

To realize high data rate ( $\geq 20\text{Mbit/s}$ ) wireless LAN modem...

Higher symbol rate  $\xrightarrow{\text{problem}}$  larger degradation by multipath delay



Submission


2



September 1997

Basic (parallel) type FFT circuit

doc:IEEE P802.11-97/84



Number of butterfly operations

FFT points N	radix - 2		radix - 4	
	r	number of operations m	r	number of operations m
8	3	12		
16	4	32	2	8
32	5	80		
64	6	192	3	48
128	7	448		
256	8	1024	4	256

radix - 2  
 $m = \frac{N}{2} \log_2 N$   
 radix - 4  
 $m = \frac{N}{4} \log_4 N$

Submission


3



September 1997



FFT circuit structure

doc:IEEE P802.11-97/84



Hardware size  
 Loop type < Pipeline type < parallel type  
 Power Consumption  
 Loop type ↔ Pipeline type

Basic (parallel) type FFT circuit



Loop type FFT circuit

Submission

4



September 1997

doc:IEEE P802.11-97/84

Parameters

Data rate	25 Mbit/s
Modulation scheme	QPSK-OFDM
FFT point	16, 32, 64 assumed to be equal to OFDM sub carrier
Technology	0.7 $\mu$ W/MHz/gate (0.35 $\mu$ m CMOS)

Submission


5



September 1997

doc:IEEE P802.11-97/84

Pipelined FFT circuit (radix-4)



Submission

6



September 1997

doc:IEEE P802.11-97/84

Hardware size and power consumption of pipelined FFT circuits

radix-4 type pipelined FFT circuits

3 quantization bits : 12 bit

circuit block		power consumption
3 butterfly circuit 1 butterfly circuit = Adder(108G)*30 + Multiplier(2250G)*12 = 30.2 kG	90.7 kG (58.6%)	55.5 mW (62.6%)
delay line (D)	26.2 kG (16.9%)	17.2 mW (19.4%)
coefficient ROM	3.5 kG (2.3%)	5.6 mW (6.3%)
matrix switch	1.8 kG (1.2%)	1.0 mW (1.1%)
bit arrangement	18 kG (11.6%)	
	(100%)	88.6 mW

Submission

7




September 1997

doc:IEEE P802.11-97/84

Hardware size and power consumption of pipelined FFT circuits

FFT clock frequency = 6.25 MHz (radix-2 type)




Submission

8



September 1997

doc:IEEE P802.11-97/84



Submission


9



September 1997

doc:IEEE P802.11-97/84

**Hardware size and power consumption of loop-type FFT circuits**



Submission

10



September 1997

doc:IEEE P802.11-97/84

Conclusion

e.g. 64 point FFT for 25Mbit/s QPSK-OFDM modulation  
( radix-4 type, 12 bits operation )

Pipelined FFT circuits	155 kG	89 mW
Loop-type FFT circuits	84 kG	75 mW

Submission

11

September 1997

doc:IEEE P802.11-97/84

## Items to be considered

- Frequency error sensitivity (AFC)
- Clock recovery
- Preamble length
- Guard interval (multipath delay)

Submission

12

