IEEE P802.15 Wireless Personal Area Networks

Project	IEEE P802.15 Working Group for Wirel	ess Personal Area Networks (WPANs)
Title	Technical Specification Draft for	· PSSS 250-2000 scheme 915 MHz
Date Submitted	December 15, 2004	
Source	[Andreas Wolf]	Voice:[+49.700.965.32637]
	[DWA Wireless GmbH]	Fax:[]
	[Menzelstr. 23/24, D-12157 Berlin, Germany]	E-mail: [aw@dw-a.com]
Re:		
Abstract	This document describes the Parallel Se for IEEE 802.15.4b technical specification	equence Spread Spectrum (PSSS) scheme on for the 915 MHz Band.
Purpose	Discussion	
Notice	basis for discussion and is not binding organization(s). The material in this do	sist the IEEE P802.15. It is offered as a ng on the contributing individual(s) or cument is subject to change in form and utor(s) reserve(s) the right to add, amend
Release	The contributor acknowledges and according property of IEEE and may be made publication.	eepts that this contribution becomes the icly available by P802.15.

IEEE 802.15.4b Draft Section 6.9

6.6 Enhanced PSSS PHY specifications

The requirements for the enhanced PSSS PHY are specified in 6.9.1 through 6.9.4

6.6.1 Data rate

The data rate of the IEEE 802.15.4b enhanced PSSS PHY shall be 250 kbit/s.

6.6.2 Modulation and spreading

The enhanced PSSS PHY employs a (31+1)-ary quasi-orthogonal, parallel modulation technique. During each data symbol period, four information bits are used to each select one of 10 nearly orthogonal pseudo-random (PN) sequences or their inverses.

6.6.2.1 Reference modulator diagram

The functional block diagram in Table 1 is provided as a reference for specifying the enhanced PSSS PHY modulation and spreading functions. The number in each block refers to the subclause that describes that function.




Table 1- Modulation and Spreading Functions

Each octet of the PPDU is sequentially processed through the spreading and modulation functions (see Table 1). All binary data contained in the PPDU shall be encoded using the modulation and spreading functions shown in Figure xxx1.

Before the transmission of the first data octet of the PDU, a synchronization header with a preamble and a start of frame delimiter shall be transmitted as described in subclause 6.6.4.

6.6.2.2 <u>Bit-to-symbol mapping</u>

This subclause describes how binary information is mapped into data symbols.

	Sequence number
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	<u>0</u>
1011	<u>1</u>
1100	<u>2</u>
1101	<u>3</u>
1110	1 2 3 4 5
1111	<u>5</u>

Table 2-Bit to Symbol Mapping

The 4 first bits of the PPDU – starting with the least significant bit (b0) of the first octet of the PPDU and continuing with the subsequent octet of the PPDU – shall be mapped into the first data symbol. Further 4 bits from the PPDU are mapped sequentially to each subsequent data symbol until all octets of the PPDU are mapped into symbols, always mapping the least significant bits of any octet first. For each symbol, the least significant bit from the first octet mapped will form the least significant bit of that data symbol. The last symbol is filled with "0" bits in its high order bits. For each data is selected one sequence corresponding to Table 2. Underlining means to use the inverted sequence.

6.6.2.3 Symbol-to-chip mapping

Each data symbol shall be mapped into a 32-chip sequence as described in this subclause.

Table 3 provides an overview of the symbol-to-chip mapping.

PSSS Code Table Symbol-to-Chip Combiner Bit-to-Symbol Mapper Mapper Pulse 32 shaping 32 Base sequence2 Sequence with 32 chips per Symbol Selected 1 of 10 BPSK modulator shifted sequences inverted or non-inverted

Table 3- Symbol-to-Chip mapping

Each 4 bit of the data symbol selects, defined in Table 2, one sequence as defined in Table 4. The PSSS code table was generated by selecting 10 cyclically shifted sequences of a 31-chip base sequence and then adding a one bit cyclic extension to each sequence.

Chip number Sequence number 1 1 -1 2 1 1 1 1 1 1 1 1 -1 1 -1 1 1 1 1 6 -1 1 7 1 -1 -1 1 -1

Table 4– PSSS Code table used in Symbol-to-Chip mapping

6.6.2.4 BPSK modulation

The chip sequences representing each data symbol are modulated onto the carrier using BPSK with raised cosine pulse shaping. The chip rate is 2000 kchips/s.

6.6.2.4.1 Pulse shape

The pulse shape used to represent each baseband chip is described by

$$h(t) = 4\beta \frac{\cos((1+\beta)\pi t/T_C) + \sin((1-\beta)\pi t/T)/(4\beta t/T_C)}{\pi\sqrt{T_C}((4\beta t/T_C)^2 - 1)}$$

with rolloff factor $\beta = 0.15$.

6.6.2.4.2 Chip transmission order

During each symbol period the least significant chip, c0, is transmitted first and the most significant chip, c31, is transmitted last.

6.6.3 Sub-1-GHz radio specification for the enhanced PSSS PHY

In addition to meeting regional regulatory requirements, devices operating in the sub-1-GHz band shall also meet the radio requirements in 6.6.3.1 through 6.6.3.5.

6.6.3.1 Operating frequency range

The enhanced PSSS PHY operates in the 915 MHz frequency band and in other bands as specified in one of the channel tables defined in subclause 6.6.5 of this specification.

6.6.3.2 Transmit power spectral density (PSD) mask

The transmitted spectral products shall be less than the limits specified in Table 5. For both relative and absolute limits, average spectral power shall be measured using a 100 kHz resolution bandwidth. For the relative limit, the reference level shall be the highest average spectral power measured within +/- 600 kHz of the carrier frequency.

Table 5- Enhanced PSSS PHY transmit PSD limits

Frequency	Relative limit	Absolute limit
$ f-f_c > 1.2 \text{ MHz}$	- 20 dB	-20 dBm

6.6.3.3 Symbol rate

The enhanced PSSS PHY symbol rate shall be $62.5 \text{ ksymbols/s} \pm 40 \text{ ppm}$.

6.6.3.4 Receiver sensitivity

Under the conditions specified in 6.1.6, a compliant device shall be capable of achieving a sensitivity of –92 dBm or better.

6.6.3.5 Receiver jamming resistance

This subclause applies only to the 902-928 MHz band as there is only one channel available in the 868.0-868.6 MHz band. The minimum jamming resistance levels are given in Table 6. The adjacent channel is one on either side of the desired channel that is closest in frequency to the desired channel, and the alternate channel is one more removed from the adjacent channel. For example, when channel 5 is the desired channel, channels 4 and 6are the adjacent channels and channels 3 and 7 are the alternate channels.

Table 6 - Minimum receiver jamming resistance requirements for enhanced PSSS PHY

Adjacent channel rejection	Alternate channel rejection
0 dB	30 dB

The adjacent channel rejection shall be measured as follows: The desired signal shall be a compliant IEEE 802.15.4b enhanced PSSS PHY signal of pseudo-random data. The desired signal is input to the receiver at a level 3 dB above the maximum allowed receiver sensitivity given in 6.6.3.4.

In either the adjacent or the alternate channel, an IEEE 802.15.4 signal is input at the relative level specified in Table xxx4. The test shall be performed for only one interfering signal at a time. The receiver shall meet the error rate criteria defined in 6.1.6 under these conditions.

6.6.4 Synchronization header

Before the transmission of the first data octet of the PDU, a synchronization header with a preamble and a start of frame delimiter shall be transmitted.

The entire synchronization header and frame delimiter are transmitted with BPSK modulation with raised cosine pulse shaping as defined in subsection 6.9.2.4.1 at the same chip rate as the chips transmitted for the PPDU data. Figure 16 illustrates the synchronization header.

6.6.4.1 Preamble

The preamble is a 32-chip sequence that is formed out of 2 Barker codes as shown in Table 7. The left-most chip number "0" in the diagram is transmitted first.

Table 7- Preamble for enhanced PSSS PHY

Chip number	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Value	0	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	0	0
		Fill	Il bits Barker Sequence 1												Barker Sequence 2											Fill t	oits					

6.6.4.2 <u>Start-of-frame delimiter</u>

The SFD is an 8 bit field indicating the end of the synchronization (preamble) field and the start of the packet data. The SFD shall be formatted as illustrated in Figure 17.

Editor's note:

The SoF is unchanged. Instead of showing it in a table again, we better reference only where it is defined in the specification.

Common sections

6.6.5 Channel table

Editor's note:

This section need to be defined for all PHY modes together.