

# 100Gb/s MEASURED BACKPLANE CHANNELS

100Gb/s Ethernet Electrical Backplane and Twinaxial Copper  
Cable Assemblies Study Group


March 2011 IEEE 802 LMSC Plenary Session

Megha Shanbhag



# STRADA WHISPER BACKPLANE CHANNEL

## 27" Link Test Set-up



H17-H18	G11-G12
G17-G18	<b>G14-G15</b>
F17-F18	F14-F15

- All data is measured and include test points
- Measurements are pair G14-G15 centric .s4p files
- Near End and Far End measurements for 5 aggressors

### DAUGHTER CARD

- Board Material = Megtron6 VLP
- Trace length = 5"
- Trace geometry = Stripline
- Trace width = 6 mils
- Differential trace spacing = 9 mils
- PCB thickness = 110mils, 14 layers
- Counterbored vias, 1 – 6mil stub
- Test Points = 2.4mm  
(included in data)


### BACKPLANE

- Board Material = Megtron6 HVLP
- Trace length = 17"
- Trace geometry = Stripline
- Trace width = 8 mils
- Differential trace spacing = 13 mils
- PCB thickness = 200 mils, 20 layers
- Counterbored vias, 1 – 6mil stub


# STRADA WHISPER BACKPLANE CHANNEL

## 27" Link Measured Data


CHANNEL INSERTION LOSS




CHANNEL RETURN LOSS




MULTI DISTRIBUTOR CROSSTALK



INTEGRATED CROSSTALK NOISE LIMITS



Aggressors for 2<sup>nd</sup> adjacent column obtained using symmetry



- Data Rate [fb] = 25.8 Gbps
- Rise Time [T<sub>nt</sub>, T<sub>ft</sub>] = 8ps [20-80%]
- F<sub>max</sub>=25.8GHz
- D<sub>f</sub> = 0.01GHz

$$s_x \leq s_{x,max} = 10, \quad \text{for } 3 \leq IL \leq 5.3$$

$$= 12.4 - 0.45 \cdot IL, \quad \text{for } 5.3 < IL \leq 25.5$$

Where IL is Insertion Loss in dB at half baud rate