Error performance objective for 400GbE

Pete Anslow, Ciena

IEEE 400 Gb/s Ethernet Study Group, York, September 2013

Introduction

The error performance objective adopted for the P802.3ba, P802.3bj and P802.3bm projects was:

"Support a BER better than or equal to 10⁻¹² at the MAC/PLS service interface"


Since it is very likely that at least some 400GbE PHYs will incorporate FEC, anslow_01_0613_logic proposed to set the error performance objective in the form:

"Support a frame loss ratio better than or equal to 6.2 x10-x"


In the Geneva meeting, ofelt 400_01_0713 made proposals for the BER objective with a "minimum" value of 10⁻¹⁵ and a "better" value of 10⁻¹⁷. In several other meetings related to 400GbE, views have been expressed that since 400GbE is likely to be made up from many lower rate flows, a BER of 10⁻¹² is sufficient.

This contribution discusses the value further and proposes an objective for FEC enabled PMDs in terms of a Frame Loss Ratio (FLR).

Ethernet Bit Error Ratio vs. bit rate



Ethernet Bit Error Rate vs. bit rate



Some view this is the appropriate BER target since 400GbE will contain many lower rate flows.

Others view keeping the BER target at 1E-12 (one error every 2.5 seconds or 1440 per hour) as unrealistic.

A BER target of 1E-15 (one error every 42 minutes or 1.4 per hour) seems the lowest reasonable value.

A BER target of 1E-17 (one error every 2.9 days) is way below any error rate specified previously. What is the justification for this?

BER verification

PMDs with FEC

For routine measurement of modules that don't contain the FEC decoder, obtaining the pre-FEC BER should be ok. However this would have to be backed up with at least occasional verification that the error statistics are such that the post FEC BER is met. The easiest way to do this is apply the FEC decoder and count errors or lost frames.

PMDs without FEC

Here extrapolation from measurements at 1E-12 and above could be used to indicate the expected performance to lower BER, but this would also have to be backed up with at least occasional measurement down to the BER target.

BER measurement times

To obtain a reasonable estimate of the BER when the PHY is making some errors it is necessary to measure at least 10 errors. The time taken to do this at 400 Gb/s is:

BER	Time
1E-12	25 seconds
1E-15	7 hours
1E-17	29 days

If the PHY does not make any errors then using Equation 9-11 from ITU-T <u>G.Sup39</u>:

$$n = \frac{\log(1-C)}{\log(1-P_E)}$$

$$m \text{ is the required number of error free bits}$$

$$C \text{ is the confidence level (e.g., 0.95 for 95\% confidence)}$$

$$P_E \text{ is the BER requirement (e.g., } 10^{-12})$$

Then the time taken for 95% confidence that the BER is below the requirement is:

BER	Time
1E-12	7.5 seconds
1E-15	2 hours
1E-17	9 days

One performance objective or two?

Even for the more reasonable BER target of 1E-15 measuring the BER down to the target value is a very time consuming process which some customers may insist on for non FEC based PHYs to ensure that there isn't a hidden error floor.

This may mean that the project needs two performance objectives – one for PHYs that use FEC and another for PHYs that don't.

Looking at the points on slide 4, it seems reasonable to set the BER target for 400GbE PHYs without FEC to be lower than 1E-12 (or 1440 errors per hour).

Setting the BER target to be 1E13 would be 144 errors an hour which is the same rate as 40GbE. This would make the time taken to count 10 errors 4.2 minutes as opposed to the 7 hours required for a BER of 1E-15

FLR from BER

The BERs discussed previously can be translated using the analysis given in anslow_01_0613_logic to the equivalent Frame Loss Ratios for 64-octet frames with minimum interpacket gap - according to the definition being introduced by P802.3bj and being used by P802.3bm:

1.4.210a frame loss ratio: The number of transmitted frames not received as valid by the MAC divided by the total number of transmitted frames.

This gives:

BER	FLR
10 ⁻¹²	6.2 x 10 ⁻¹⁰
10 ⁻¹⁵	6.2 x 10 ⁻¹³
10 ⁻¹⁷	6.2 x 10 ⁻¹⁵

Since the relationship between BER and FLR depends on the frame size and the definition in 1.4.210a is not frame size specific, a performance target given in terms of FLR should include the size:


Support a frame loss ratio for 64-octet frames of better than or equal to 6.2 x10-x

Conclusion

Since we cannot decide that all PHYs will use FEC in the Study Group phase a reasonable starting point is to set the error performance objective as:

For PHYs that utilise FEC, support a frame loss ratio for 64-octet frames of better than or equal to 6.2 x10⁻¹³

For PHYs that do not utilise FEC, support BER better than or equal to 10⁻¹³ at the MAC/PLS service interface



Annex 1

Derivation of FLR from BER

(mostly the same as <u>anslow_01_0613_logic</u>)


History

The error performance objective adopted for the P802.3ba, P802.3bj and P802.3bm projects was:

"Support a BER better than or equal to 10⁻¹² at the MAC/PLS service interface"

However, when it was decided to employ FEC for most of the new PHYs in P802.3bj and P802.3bm, this objective could no longer be directly applied since we need far fewer unmarked errors than this at the MAC/PLS service interface in order to meet MTTFPA (Mean Time To False Packet Acceptance) expectations.

Flow through P802.3bj FEC enabled stack



BER at the MAC/PLS service interface

As shown on the previous slide, at the MAC/PLS service interface (just above the MAC on the diagram on the left) the BER is very low in this FEC enabled architecture. The only errored bits are those that were not detected by the FEC decoder.

We can get an estimate as to how often an error appears at this point in the stack from the MTTFPA target of the age of the universe.

The FEC scheme proposed to be used for 100GBASE-CR4/KR4/SR4 is capable of correcting all error patterns in a FEC codeword containing 7 or less errored symbols. This means that when a FEC codeword contains any undetected errors, there must be at least 8 of them. However, the CRC used by Ethernet frames is only capable of guaranteed detection of up to 3 errored bits located anywhere in a frame. For more errors than this it has a probability of failing to detect errors of 2⁻³². This means that a frame containing errors can only arrive at the MAC every 13.8E9/2^32 = 3.2 years.

Effect of uncorrectable errors

For the stack shown on slide 12, the dominant effect of uncorrected errors at the FEC output is not that errors appear at the MAC/PLS service interface, it is that frames are discarded.

However, this is also true for 64B/66B coded Ethernet systems without FEC. Here, nearly all errored frames contain 3 or less errors and are guaranteed to be discarded by the MAC because the CRC does not match the data. (Errored frames not guaranteed to be discarded only arrive once every 3 years).

This means that if we set the error performance objective as a minimum Frame Loss Ratio (FLR), then this can be directly applied to both 64B/66B coded and FEC enabled PHYs.

This is in accordance with the resolution of Comment #42 against P802.3bj D2.0 which has defined performance using:

frame loss ratio (the number of transmitted frames not received as valid by the MAC divided by the total number of transmitted frames) for 64-octet frames with minimum inter-packet gap.

What is the relationship between BER and FLR?

For the P802.3ba project the objective of a BER of better than or equal to 10^{-12} at the MAC/PLS service interface resulted in the BER at the PMD service interface being required to be better than or equal to 10^{-12}

For the P802.3bj and P802.3bm projects the error performance objective was still defined as a BER. For FEC enabled applications this was then translated into an FLR requirement by calculating what FLR would result from that BER at the PMD output in a 64B/66B coded system.

Consequently, this contribution proposes to follow the same principle for the 400GbE project and set the FLR objective by calculating what FLR would result from the desired BER at the PMD output in a 64B/66B coded system.

Size of MAC frames after 64B/66B coding


A MAC frame starts with the Destination Address and ends with the frame check sequence. These bits are preceded by the interpacket gap (IPG), 7 octets of preamble and 1 octet of start-of-frame delimiter (SFD).

IPG		
Preamble		
SFD		
Destination address	\uparrow	
Source address		
Length / Type		ne
MAC client data		Frame
Pad		ш
Frame check sequence		
IPG	Ť	

The first octet of the preamble is mapped to a start control character by the RS and is always aligned to the start of a 64-bit block. Consequently, a 64 octet frame will be encoded as a Start 66-bit block (which contains the Preamble and SFD), followed by eight 66-bit blocks containing the MAC frame, followed by a Terminate 66-bit block containing 7 Idle control characters – 10 66-bit blocks in all with minimum interpacket gap.

Errors causing a frame to be dropped

As described on the previous slide, a 64 octet MAC frame with minimum interpacket gap after 64B/66B coding is a Start block, 8 data blocks and a terminate block.



According to the definition of "R_TYPE" in 82.2.18.2.3, Start is recognised as "a sync header of 10 and a block type field of 0x78" and Terminate is recognised as "a sync header of 10, a block type field of 0x87, 0x99, 0xAA, 0xB4, 0xCC, 0xD2, 0xE1 or 0xFF and all control characters are valid"

Therefore, with 64B/66B coding a frame will be dropped if there is an error in 8 x 66 bits for the data blocks + 10 bits in the Start block + 66 bits for the terminate block = 604 bits. Because of the error multiplication in the descrambler, it will also be dropped if there were errors in 16 of the preceding 58 bits, making a total of 620 bits that must be correct at the descrambler input per frame.

FLR from BER in a 64B/66B coded system

If we assume that the errors are **randomly distributed**, then the FLR (as defined on page 14) in a non-FEC system can be found from:

$$FLR = 1-(1-BER)^{620}$$
 (1)

For BER in the range of interest, this can be approximated by:

$$FLR = BER * 620$$
 (2)

For BERs that might be candidates for the 400GbE objective, this is:

BER	FLR
10 ⁻¹²	6.2 x 10 ⁻¹⁰
10 ⁻¹³	6.2 x 10 ⁻¹¹
10 ⁻¹⁴	6.2 x 10 ⁻¹²
10 ⁻¹⁵	6.2 x 10 ⁻¹³

Thanks!