

**Comment i-251 and i-252**

In darshan\_13\_0917 there are two real issues that are identified. These issues are well described and those descriptions are repeated here, without modification.

**Comment i-251 (Page 136 Line 20).**

In the exit from ENTRY\_SEC to START\_DETECT\_SEC, when selecting CC\_DET\_SEQ 0 or 1, and class\_4PID\_multi\_event\_sec = FALSE, the secondary state machine allows to move from ENTRY\_SEC state to START\_DETECT\_SEC only if pwr\_app\_pri = TRUE per the existing condition:

$$\text{sism} * ((\text{!class\_4PID\_mult\_events\_sec} * \text{pwr\_app\_pri}) + \text{class\_4PID\_mult\_events\_sec}) * (\text{CC\_DET\_SEQ}=0 + \text{CC\_DET\_SEQ}=1)$$

1	*	1	*	1	+	0	*	1	+	1
---	---	---	---	---	---	---	---	---	---	---

Result: 1 → Moving to START\_DETECT\_SEC → OK

If Primary fails to powerup, the Primary state machine returns back to IDLE\_PRI. As a result, pwr\_app\_pri variable will remain in FALSE, and the secondary state machine won't be able to exit from ENTRY\_SEC i.e. will be stuck there.

$$\text{sism} * ((\text{!class\_4PID\_mult\_events\_sec} * \text{pwr\_app\_pri}) + \text{class\_4PID\_mult\_events\_sec}) * (\text{CC\_DET\_SEQ}=0 + \text{CC\_DET\_SEQ}=1)$$

1	*	1	*	0	+	0	*	1	+	1
---	---	---	---	---	---	---	---	---	---	---

Result: 0 → stuck in ENTRY\_SEC.

**Comment i-252 (Page 136 Line 21).**

**The exit from ENTRY\_SEC to START\_DETECT\_SEC:**

In the transition between ENTRY\_SEC to START\_DETECT\_SEC we have the following condition:

$$\text{sism} * ((\text{!class\_4PID\_mult\_events\_sec} * \text{pwr\_app\_pri}) + \text{class\_4PID\_mult\_events\_sec}) * (\text{CC\_DET\_SEQ}=0 + \text{CC\_DET\_SEQ}=1).$$

When class\_4PID\_multi\_events\_sec=FALSE, and CC\_DET\_SEQ=0 is TRUE or CC\_DET\_SEQ=1 is TRUE, If START\_DET\_PRI exit to IDLE\_PRI due to tdet\_timer\_pri\_done, the pwr\_app\_pri will remain in FALSE which won't allow exiting from ENTRY\_SEC to START\_DETECT\_SEC and the secondary state machine remain stuck in ENTRY\_SEC.

*Note: Even if we did detection before tdet\_timer\_pri is expired, we will get tdet\_timer\_pri\_done anyway at some time. There is missing stop timer assignment.*

tdet_timer_pri_done	→	FALSE	→	pwr_app_pri remains in FALSE
---------------------	---	-------	---	------------------------------

START\_DET\_PRI exit to IDLE\_PRI →

$$\text{sism} * ((\text{!class\_4PID\_mult\_events\_sec} * \text{pwr\_app\_pri}) + \text{class\_4PID\_mult\_events\_sec}) * (\text{CC\_DET\_SEQ}=0 + \text{CC\_DET\_SEQ}=1)$$

1	*	1	*	0	+	0	*	1	+	1
---	---	---	---	---	---	---	---	---	---	---


Result: 0 → stuck in ENTRY\_SEC.

**Reflections on darshan\_13\_0917 proposed fixes for i-251 and i-252**

darshan\_13\_0917 creates the opportunity for a failed detection on the primary pairset to be followed by a successful detection and power-on on the secondary pairset. This will allow Tpon violations. Tpon violations may occur as do\_detect\_pri, even if invalid, can take up to 500ms, during which time the object connected to PSE PI may change.

The entire logic behind moving to an explicit description of the CC/DETECT sequences was to make impossible a PD removal-reinsertion during the entire CC-DETECT-CLASS-POWER sequences 0, 1, 2 and 3 for both single and dual signature PDs. Instead of allowing the secondary to power on after the primary has failed (and is in WAIT\_PRI) we must instead require a new Connection Check.

Figure 145B–11 illustrates a PSE implementing CC\_DET\_SEQ=3 when the connection check result is dual.



**Corrected fixes for i-251 and i-252**

The following proposal ensures that detect/class cycles on the secondary pairset (when primary pairset is not powered) are always for inspection purposes only and will not allow power on from the secondary pairset – thus preserving Tpon. In addition comments i-251 and i-252 are addressed. Further, the implementation of option\_probe\_alt\_sec is (incidentally) corrected so an “inspection-only” detect/class on the secondary side does not apply power per the agreed behavior in stover\_01\_1116\_rev01.pdf.

Many other race conditions are addressed per feedback from multiple people. Also invalid-valid sequences becoming powered is correctly addressed.

### 145.2.5.3 Constants

Append the following text as shown

Page 109 after line 49

#### CC\_DET\_SEQ

A constant indicating the sequence in which the PSE performs connection check and detection. See Annex 145B for timing diagrams. Values: 0: Connection Check is followed by staggered detection for a single-signature PD and parallel detection for a dual-signature PD.

- 1: Detection on a pairset is followed by connection check and then detection on the other pairset for a single-signature PD and parallel or staggered (starting with first pairset) detection for a dual-signature PD.
- 2: Connection check and detection on both pairsets are performed within a single Tdet window.
- 3: Connection check is followed staggered detection.

[For single-signature PD, parallel detection means that detection on both pairsets are done within Tdet time period.](#)

[For dual-signature PD, parallel detection means that detection on both pairsets are done within the same Tdet time period.](#)

[For single-signature PD, staggered detection means detection on both pairsets are done in different Tdet cycles.](#)

[For dual-signature PD, staggered detection means detection on both pairsets are done in different Tdet cycles.](#)

### 145.2.5.4

Page 113 Line 37

Change option\_probe\_alt\_sec as shown below

option\_probe\_alt\_sec

This variable indicates if the PSE will continue to detect and conditionally class on the Secondary Alternative in the event ~~power is not applied to an invalid detect or class result is found on~~ the Primary Alternative. ~~This variable applies to CC\_DET\_SEQ=3.~~

Values:

FALSE: PSE does not probe the Secondary Alternative if ~~power is not applied to an invalid signature is found on~~ the Primary Alternative.

TRUE: PSE does probe the Secondary Alternative if ~~power is not applied to an invalid signature is found on~~ the Primary Alternative.

#### 1. Add the following variables to 145.2.5.4

pse\_reset\_pri

Controls the resetting of the PSE state diagram on Alternative A. Condition that is TRUE until such time as the power supply for the device that contains the PSE overall state diagrams has reached the operating region. It is also TRUE when implementation-specific reasons require reset of PSE Alternative A functionality.

Values:

FALSE: Do not reset the PSE state diagram.

TRUE: Reset the PSE state diagram.

pse\_reset\_sec


Controls the resetting of the PSE state diagram on Alternative B. Condition that is TRUE until such time as the power supply for the device that contains the PSE overall state diagrams has reached the operating region. It is also TRUE when implementation-specific reasons require reset of PSE Alternative B functionality.

Values:

FALSE: Do not reset the PSE state diagram.


TRUE: Reset the PSE state diagram.

Modify Figure 145-15 to add sism term IDLE\_PRI entry and allow pse\_reset\_pri



Modify Figure 145-16 to allow return to

- add sism term IDLE\_PRI entry and allow pse\_reset\_sec
- Allow SEQ0/1 to exit ENTRY\_SEC to IDLE\_SEC if staggered detect fails on primary for any reason (!valid or tdet\_timer\_done)
- Fix SEQ3 IDLE\_SEC to START\_DETECT\_SEC to move uniformly to START\_DETECT\_SEC
  - o Was moving after class in one case and after powerup in the other
- Grant option\_probe\_alt\_sec behavior to SEQ0/1 in ENTRY\_SEC to START\_DETECT\_SEC arc



Modify Figure 145-16 to

- Properly terminate an "inspection only" option\_probe\_alt\_sec.
  - o This implies staggered detects cannot power secondary if primary detect result is invalid
  - o Also preserves tpon

