



Looking Beyond 400G

A System Vendor Perspective

Beyond 400 Gb/s Ethernet Study Group

Rakesh Chopra

Cisco Fellow

February 8, 2020

... Many thanks to Cisco Engineers and Insightful Customers ...



rakchopr@cisco.com





www.linkedin.com/in/rakesh-chopra/





[@Rakesh_Chopra1](https://twitter.com/Rakesh_Chopra1)

System Architectures



Fixed*



Centralized



Distributed




LR

VSR

Relentless Advancement – Switch Silicon Bandwidth


Represents a combination of multiple chip families and architectures to provide historical context and future projections




12 Years
7 Switch Generations (80x)
4 SerDes Speeds (10x)
4 Switch Radix Increases (8x)

Relentless Advancement – 80x BW over 12 Years

Represents a combination of multiple chip families and architectures to provide historical context and future projections
Fixed Box Power Breakdown
Retimer Power and other system components not included



The Multiplication Effect of a Watt



Power is THE Problem to Solve

Apollo 13 – Universal Pictures

- ✘ Limits what we can build
- ✘ Limits what can be deployed
- ✘ Limits what our planet can sustain

“Power is Everything”*


John Aaron– Apollo 13 Flight Controller

Adopt a power first design and deployment methodology



Co-packaged Optics Is Inevitable

Power savings drives requirement



Must minimize SerDes power

SerDes power increases with distance

Trends plot from premier CMOS wireline 2018 conference





FIGURE 15: Transceiver power efficiency versus channel loss.

Daly, Denis C., Laura C. Fujino, and Kenneth C. Smith. "Through the Looking Glass: The 2018 Edition: Trends in Solid-State Circuits from the 65th ISSCC." *IEEE Solid-State Circuits Magazine* 10.1 (2018): 30-46.

Architectural Approach to Power Optimization




Co-packaged Optics Is Inevitable


and viable in the 51.2T generation

Higher data rates and distance drive the move from copper to optics

Future innovations will only be possible with **silicon** and **optical** integration





51.2T



Building Your Data Center


Impact of Switch Radix



Graph concept leveraged from R. Nagarajan, Ilya Lyubomirsky, "Next-Gen Data Center Interconnects: The Race to 800G"
Adjusted to hold servers per rack constant


Doubling Radix adds 2x-16x more servers

Scale Out
Wider Radix



Adding a layer adds 2x-256x more servers


Scale Up
More Layers





Impact of Switch Radix

Case **against** increasing **Switch Radix**

Doubling Radix adds 2x-16x more servers depending on the layers in the network




Increasing radix adds cabling complexity, cost and weight



Complicated Cabling

Increasing radix decreases link (mac) speed for the same switch bandwidth
As the flow speed approaches the link speed link utilization decreases




ECMP Hash
{source_ip, source_port,
dest_ip, dest_port, protocol}



Does the arrival of nx400G AI endpoints require 800GE/1.6TE network for high performance?

Depends on the applications!



12.8T	
x32	400GE
x64	200GE
x128	100GE
x256	50GE




Poor link utilization

LAG vs. ECMP

The Basic Topology

Service Provider




Lag Bundle

Create a “fat pipe”
between two boxes

Both use the same hash function
and expose link utilization issues

Data Center





ECMP

Create multiple “equal”
pipes between many
boxes

Note : Service Providers use ECMP as well
but not in an equivalent fundamental way

LAG vs. ECMP

The advantages of higher speed MACs aren't as clear as they used to be




No downside to replacing a LAG bundle with a higher speed Ethernet MAC

Downside for higher speed MAC with ECMP

For same speed silicon:


- As you increase MAC speed
- Decrease your radix
- Decreases your switches per DC
- Lower revenue potential





Impact of Switch Radix

Case **against** adding **Network Layers**

Adding a layer adds 2x-256x more servers depending on the switch radix





Increasing layers adds network **cost** and **power**
more switches and optics per server



Assuming no extra components needed to scale out (reverse gearboxes, etc....)
Ignoring ECMP hash efficiency impact for "goodput" of the network

Building Your Data Center

Impact of Switch Radix




Graph concept leveraged from R. Nagarajan, Ilya Lyubomirsky, "Next-Gen Data Center Interconnects: The Race to 800G"
Adjusted to hold servers per rack constant

There is no free lunch, every engineering choice has trade-offs

Balancing act between radix, MAC speed, and layers in the network...

Doubling Radix adds 2x-16x more servers


Scale Out
Wider Radix



Power Efficiency

Adding a layer adds 2x-256x more servers



Scale Up
More Layers



Link Efficiency

Building Your Data Center

Scale-Out vs. Scale-Up- A Balancing Act





Graph concept leveraged from R. Nagarajan, Ilya Lyubomirsky, "Next-Gen Data Center Interconnects: The Race to 800G"
Adjusted to hold servers per rack constant

Switch BW	SerDes	Radix x32
12.8T	56G	400GE x8
25.6T	112G	800GE x8
51.2T	112G	1.6TE x16
102.4T?	212G?	3.2TE x16

- x32 and x128 radix are prominent today
- Ethernet rates are lagging for x32 radix
- Will x32 networks migrate to x64?

Building Your Data Center

Scale-Out vs. Scale-Up- A Balancing Act



Graph concept leveraged from R. Nagarajan, Ilya Lyubomirsky, "Next-Gen Data Center Interconnects: The Race to 800G"
Adjusted to hold servers per rack constant

Switch BW	SerDes	Radix x32	Radix x64
12.8T	56G	400GE x8	200GE x4
25.6T	112G	800GE x8	400GE x4
51.2T	112G	1.6TE x16	800GE x8
102.4T?	212G?	3.2TE x16	1.6TE x8

Wider Radix - Scale Out
More Layers - Scale Up



- x32 and x128 radix are prominent today

- Ethernet rates are lagging for x32 radix
- Will x32 networks migrate to x64?

Radix 64

- **Potential** need for 800GE with 8x112G Lanes



- 51.2T
- 64 x QSFP-DD800 (carrying 1x800GE) - 2RU

- **Potential** need for 1.6TE with 8x224G Lanes

- 102.4T
- 64 x QSFP-DD1600 (Carrying 1x1.6TE) - 2RU

Building Your Data Center

Scale-Out vs. Scale-Up- A Balancing Act



Graph concept leveraged from R. Nagarajan, Ilya Lyubomirsky, "Next-Gen Data Center Interconnects: The Race to 800G"
Adjusted to hold servers per rack constant

Switch BW	SerDes	Radix x32	Radix x64	Radix x128
12.8T	56G	400GE x8	200GE x4	100GE x2
25.6T	112G	800GE x8	400GE x4	200GE x2
51.2T	112G	1.6TE x16	800GE x8	400GE x4
102.4T?	212G?	3.2TE x16	1.6TE x8	800GE x4

Wider Radix - Scale Out
More Layers - Scale Up



- x32 and x128 radix are prominent today
- Ethernet rates are lagging for x32 radix
- Will x32 networks migrate to x64?

Radix 64

- **Potential** need for 800GE with 8x112G Lanes
 - 51.2T
 - 64 x QSFP-DD800 (carrying 1x800GE) - 2RU
- **Potential** need for 1.6TE with 8x224G Lanes
 - 102.4T
 - 64 x QSFP-DD1600 (Carrying 1x1.6TE) - 2RU

Radix 128

- **Clear** need for 800GE with 4x224G Lanes
 - 102.4T with 128-Radix
 - 128 x QSFP-800 (carrying 1x800GE) - 4RU
or
 - 64 x QSFP-DD1600 (carrying 2x800GE)-2RU

212G Generation Traditional System Architectures


Viable with Traditional System Designs

VSR - Optimize for Optics

112G last major passive copper generation → Active Copper

8x212G VSR - No Re-timers


Fixed



2x800GE
1x1.6TE

2x800GE
1x1.6TE


AEC



Centralized




212G MR-LR Required



2x800GE
1x1.6TE

2x800GE
1x1.6TE


Optional Redundancy



Distributed




212G LR Required



2x800GE
1x1.6TE


2x800GE
1x1.6TE



212G Generation CPO System Architectures

Power Optimized ; Introduced first on Client-Side Optics



Fixed



Centralized





212G MR-LR Required



Distributed




212G LR Required





Future CPO Architectures

Eventually Optics replace high speed data interconnect



Fixed



Centralized



Distributed



Call to Action

Power Driven Architecture



3 Main System Architectures

Fixed, Centralized, Modular




BW Doubling every 2 Years

Not Slowing Down, Power Too High



Co-package Optics are Coming

51.2T Generation



Next Steps

Looking for study group to define a cost and power effective solution to these problems



Increasing Priority

- 1 Define 212G Electrical
 - XSR, VSR as first priority to optimize power efficiency
 - Define VSR standard to ensure retimer-less designs
 - Define MR, LR as second priority
 - Focus on 212G* instead of 224G to optimize for Ethernet rates
- 2 Define 800GE MAC
 - Over 212G to enable 102.4T with radix 128 (128x800GE)
 - Over 112G to enable 51.2T with radix 64 (64x800GE)
- 3 Define 1.6TE MAC
 - Only if there is a cost effective PMD solution
 - Over 212G to enable 102.4T with radix 64 (64x1.6TE)

Thank You!