

Necessity of a Latency Objective

Dayin XU
Rockwell Automation

Technical Facts

- 100BASE-T1L PHY supporting low latency mode (e.g., FEC disabled) and long reach mode (e.g., FEC enabled) in an **INTEROPERABLE** way can be used for diverse use cases
- In the presentation of [100BASE-T1L Reach and Connectors](#), we understand that
 - Most likely FEC is required for the 100BASE-T1L PHY to achieve the link segment objective of “supporting up to 5 inline connectors for up to at least 500m reach” for process automation use cases
 - 100BASE-T1L PHY FEC would possibly add at least 3-5us latency
- Disabling the FEC would allow 100BASE-T1L PHY operating in a low latency mode with minimal complexity to the PHY
- Providing the capability to enable/disable the FEC function to achieve low latency operation has been proven in available PHY chips (e.g., 1000BASE-T1 PHY chip)
 - It should not be a challenge for the 100BASE-T1L PHY

Current Situation

- We have discussed the latency objective for several times
 - [Necessity of a Latency Objective](#) and straw polls on Dec. 8, 2021
 - [Latency Objective for > 10Mb/s SPE](#) on Oct. 27, 2021
- Consensus needs to be built on whether to have this objective or not

POTENTIAL ADDITIONAL FEATURE OBJECTIVES


Consensus:

To work:

- Latency:
 - Support a low latency mode of operation with $\leq 1.5\mu\text{sec}$ latency for constrained link segment specifications (e.g., insertion loss or noise)

Why we need the latency objective: Silicon Vendor Perspective


- W/o a latency objective, 100BASE-T1L PHY chip may not support a FEC disabling option in an **INTEROPERABLE** way
 - As a result, this 100BASE-T1L PHY chip is useless for low latency applications (e.g., servo motor control, ...)
 - This sounds a very bad outcome if it does happen since it ignores the big market potentials
 - **A latency objective is needed for a potential higher volume adoption of 100BASE-T1L PHY chips!**
- **31M** feedback comm. ports in 2020, 44% of them (**13.6M**) require low latency PHYs ($\leq 1.5\mu s$)
 - 20% annual growth



Data source: Omdia (former IHS), July 2021

Why we need the latency objective: Automation Vendor Perspective

- Automation vendors want to adopt 100BASE-T1L into products for low latency applications (e.g., servo motor control, linear switched topology, ...)
- The latency requirement is technically achievable for their application scenarios, but unfortunately 100BASE-T1L PHY does not have it since the low latency operation model is not an objective
- As a result, automation vendors lose opportunities to upgrade the products with 100BASE-T1L technologies
- This sounds a very bad outcome too if it does happen
- **A latency objective is needed for a potential technology upgrade for low latency automation use cases (e.g., servo motor control, linear switched topology)!**



Conclusion

- We should have the following latency objective
 - Support a low latency mode of operation with $\leq 1.5\mu\text{sec}$ latency for constrained link segment specifications (e.g., insertion loss or noise)
- This will enable a potential higher volume adoption of 100BASE-T1L PHY chips
- This will enable a potential technology upgrade for low latency automation use cases (e.g., servo motor control, linear switched topology)

Thank You

Why is the magic number of 1.5us

- Production 100BASE-T1 PHY achieves 900ns latency
 - It is feasible
- Servo Motor Control requires <1.64us
 - It meets requirement
- 1.5us is the trade-off between what is the feasible and what is required

Refer to [Latency Objective for > 10Mb/s SPE](#) for more details