MDIO issues

Edward Turner - 3Com

MDIO interface Clause (33) editor
edward_turner@eur.3com.com

Issues to resolve

- Electrical interface specification
- Optionality
- PMA/PMD speed control
- Devices in chip register
- Access types
- Adjust DTE XGXS and 10GBASE-X PCS register locations to make them the same

Electrical interface

- Is a new electrical interface specification required for MDIO ?
 - Clause 22 required 5V tolerance, but can operate at 3v3 levels. 5V tolerance seems an unnecessary burden.
 - Even 3V3 tolerance may be too restrictive for future developments

• Move that the IEEE P802.3ae Task Force adopt an electrical interface for the MDIO interface which is identical to that of the XGMII.

Moved: x, Seconded: y

802.3 voters : Y : x, N : y, A : z

All present : Y : x, N : y, A : z

Optionality

- Is the MDIO/MDC interface optional?
 - The MDIO/MDC interface is now separate from the XGMII interface
 - Previously part of optional MII / GMII
 - You did not have to implement the MDIO/MDC interface
 - e.g. a PHY without an MII did not require an MDIO/MDC interface. Could use a processor interface.

Example from auto-negotiation

28.2.4 Management function requirements

The management interface is used to communicate Auto-Negotiation information to the management entity. If an MII is physically implemented, then management access is via the MII Management interface. Where no physical embodiment of the MII exists, an equivalent to MII Registers 0, 1, 4, 5, 6, and 7 (Clause 22) are recommended to be provided.

Task Force

MDIO issues - v1.0

Tampa, FL

Optionality

• We can:

- Make the XGMII and MDC/MDIO interfaces independently optional
 - Then you don't have to implement either
- Make MDIO/MDC part of each optional interface (XGMII, XAUI, XSBI, SUPI)
 - Any device with one of these interfaces would have to also implement MDIO/MDC
- Make the MDIO/MDC mandatory for 10G
 - How do you conformance test it?

 Move that the IEEE P802.3ae Task Force makes the MDIO interface optional / mandatory / a mandatory part of the optional interfaces XGMII, XAUI, XSBI, SUPI.

Moved: x, Seconded: y

802.3 voters : Y : x, N : y, A : z

All present : Y : x, N : y, A : z

PMA/PMD speed

- Currently one bit per MDI interface speed giving the PMA / PMD capability
 - 10GBASE-W4, 10GBASE-X4, Serial 10GBASE-W, 10GBASE-R
- Propose the addition of control bits to select the speed to lock to
 - similar to 10/100 PHY's 'ability' and 'speed selection'
 - allows PLL filters to be tuned

 Move that the IEEE P802.3ae Task Force provisions control bits for PMA/PMD speed selection.

Moved: x, Seconded: y

802.3 voters : Y : x, N : y, A : z

All present : Y : x, N : y, A : z

Proposal

- Include a 'devices in chip' register with a bit per device.
- Control bits 'reset' and 'power down' will affect all devices listed in the 'devices in chip' register
- Clears up ambiguity over what these bits do in chips containing multiple MDIO devices
- Will need to move registers around to fit the 'devices in chip' register in at the base of the address space

Task Force

• Move that the IEEE P802.3ae Task Force adopt a 'devices in chip' register with a bit per device and re-order the registers to place the 'devices in chip' register at the same location for each device.

Moved: x, Seconded: y

802.3 voters : Y : x, N : y, A : z

All present : Y : x, N : y, A : z

November 6-9, 2000

Proposal

- Write, read and post-read-increment-address access types allow for:
 - single register reads and writes
 - polling of a single register without re-sending the address frame
 - read bursts
 - write-then-verify bursts

Proposal

- Write, post-write-increment-address and postread-increment-address access types allow for:
 - single register reads and writes
 - write bursts
 - read bursts
 - write-then-verify bursts
- Will not allow polling without re-sending the address frame

Task Force

• Move that the IEEE P802.3ae Task Force change the read access type to a post-writeincrement-address access type.

Moved: x, Seconded: y

802.3 voters : Y : x, N : y, A : z

All present : Y : x, N : y, A : z

MDIO issues - v1.0

DTE XGXS / 10GBASE-X PCS register bits

- Bit locations for DTE XGXS don't match those for 10GBASE-X PCS
- Need approval to move XGXS register bits around to make them match

• Move that the IEEE P802.3ae Task Force authorize the editor of Clause 33 to move the register bits of the XGXS device to align them with the 10GBASE-X PCS.

Moved: x, Seconded: y

802.3 voters : Y : x, N : y, A : z

All present : Y : x, N : y, A : z

Other issues

Loopback

- Behavior needs to be defined in the relevant clause
 - e.g. What the WIS transmits to the PMA during loopback should be defined in the WIS clause
- Jitter and functionality test patterns
 - Bits to enable test patters will be added when the relevant clauses require them
- Link status

Tampa, FL

- To be discussed in other presentations
- Will update registers in line with the approved solution

IEEE 802.3ae

November 6-9, 2000 Task Force MDIO issues - v1.0 Slide 18/18