



10GBASE-T Transmitter PSD

Sandeep Gupta (Teranetics), Ramin Shirani (Aquantia)

Supported by: Ariel Yagil, TI Pedro Reviriego, Agere

Transmit PSD mask



- PSD mask assumptions
 - Transformer 1st pole at ~100kHz
 - Transformer pole f1 with substantial tolerance of 750MHz +/-33%
 - Transmitter pole f2, "simple filter pole" contributed by the total capacitance at transmitter and 50ohms. This is modeled as 750MHz +/-33% tolerance
 - Transmitter and board "parasitic" pole f3 with substantial tolerance for different implementations, 1200MHz +/- 33%.
 - Sinc roll-off, contributing majority of the band limitation.
- Assume that the voltage on the line side of the transformer, after going in through the transformer Insertion loss (in addition to its bandwidth loss) is 2V +/-6%.
- 2V+/-6% peak to peak differential at the MDI
 - meets the power spec
 - 2V+/-6% spec is better for transmit and echo cancellation linearity. Linearity limits SNR margin. Detailed analysis is in slide 10 of the following file:

http://www.ieee802.org/3/an/public/jan05/gupta_1_0105.pdf

PSD curves with assumptions as stated anetics



Note:

• With 2V +/- 6% at the transformer output, the lower PSD curve has smaller margin at lower end.

• 2V +/- 6% with the filter tolerances as specified meets the power spec

• Upper PSD has a larger margin, especially the lower 0-70MHz range.

Proposal for PSD



