

### 45.2.3 PCS registers

Change last rows of Table 45-82:

Register address	Register name
<u>3.74</u>	<u>10GBASE-PR and 10/1GBASE-PRX FEC ability register</u>
<u>3.75</u>	<u>10GBASE-PR and 10/1GBASE-PRX FEC control register</u>
<u>3.76, 3.77</u>	<u>10/1GBASE-PRX and 10GBASE-PR corrected FEC codewords counter</u>
<u>3.78, 3.79</u>	<u>10/1GBASE-PRX and 10GBASE-PR uncorrected FEC codewords counter</u>
<u>3.80</u>	<u>10GBASE-PR and 10/1GBASE-PRX BER monitor timer control</u>
<u>3.81</u>	<u>10GBASE-PR and 10/1GBASE-PRX BER monitor status</u>
<u>3.82</u>	<u>10GBASE-PR and 10/1GBASE-PRX BER monitor threshold status</u>
<del>3.74-3.83</del> through 3.32 767	Reserved
3.32 768 through 3.65 535	Vendor specific

#### 45.2.3.33 10GBASE-PR and 10/1GBASE-PRX BER monitor timer control register (Register 3.80)

The assignment of bits in the 10GBASE-PR and 10/1GBASE-PRX BER monitor timer control register is shown in Table 45-111. This register is defined only when 10GBASE-PR or 10/1GBASE-PRX ONU capability is supported. The 10G-EPON BER monitor is described in 76.3.3.4.

**Table 45-111—10GBASE-PR and 10/1GBASE-PRX BER monitor timer control register bit definitions**

Bit(s)	Name	Description	R/W <sup>a</sup>
3.80.7:0	10G-EPON BER monitor timer	Duration (in units of 5 microseconds) of the timer used by the 10G-EPON BER monitor function. Default value is 25 (i.e. 125 microseconds). A value of 0 indicates that the BER monitor function is disabled.	R/W

<sup>a</sup>R/W = Read/Write

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

**45.2.3.35 10GBASE-PR and 10/1GBASE-PRX BER monitor threshold control register (Register 3.82)**

The assignment of bits in the 10GBASE-PR and 10/1GBASE-PRX BER monitor threshold control register is shown in Table 45–113. This register is defined only when 10GBASE-PR or 10/1GBASE-PRX ONU capability is supported. The 10G-EPON BER monitor is described in 76.3.3.4.

**Table 45–113—10GBASE-PR and 10/1GBASE-PRX BER monitor threshold control register bit definitions**

Bit(s)	Name	Description	R/W <sup>a</sup>
3.82.15:0	10G-EPON BER monitor threshold	Number of sync header errors within a timer interval that triggers a high BER condition for the 10G-EPON BER monitor function. Default value is 1600. A value of 0 indicates that the BER monitor function is disabled.	R/W

<sup>a</sup>R/W = Read/Write

**Change in section 76.3.3.4.1 Variables in definition of BER\_Threshold variable**

Indicates the threshold value of invalid sync headers associated with the BER monitor function. When BER\_Threshold bad sync headers are encountered within the BER Monitor\_Interval period, the BER monitor raises the hi\_ber flag. When the number of bad sync headers encountered within the BER\_Monitor\_interval period less than the BER\_Threshold, the hi\_ber flag is turned off. This value is reflected in MDIO register 3.82.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54