### **Miscellaneous PCS Issues**

#### Mark Gustlin – Cisco

IEEE 802.3ba TF July 2008 Denver

# Agenda

- PCS State Machines
- MII and PCS Ordered Sets

# **PCS State Machines Background**

- Today with 10GBASE-R, there are two state machines operating on the receive stream and looking at the sync bits
  - Lock state machine

Looks for 64 non-errored sync blocks in a row to declare in sync

Looks for 16 errored sync blocks out of 64 to declare out of sync

BER state machine

Looks for 16 errored sync blocks out in 125usec window to declare high BER



#### Now for 100/40Ge

- We need SMs operating on each Virtual Lane instead of a single stream
- First we find 66b alignment, then we hunt for alignment markers
- Should we keep the same sync SM, just run 4 or 20 instances of them? I would assume yes...no need to also run it on the aggregate stream either
- Do we need the BER SM as is, just run 4 or 20 instances of them?

Should be some value in identifying high BER VLs, though we can not always correlate that to a particular physical lane, but if just some are high BER, you could run test patterns to isolate a problem

• Or we could run the BER SM on the aggregate stream?

This makes sense if we don't care about identifying individual VLs that are misbehaving

### 100/40Ge Proposed SM Plan

- 1. The 66b lock SM runs on each Virtual Lane
- 2. Then an Alignment Marker SM runs on each Virtual Lane
- 3. The Virtual Lanes are De-skewed
- 4. Then the BER SM is run on the aggregate data stream

#### 100/40Ge Proposed SM Plan



- In the 10GBASE-R PCS, two types of ordered sets are supported Sequence ordered sets: Local and remote faults Signal ordered sets: Reserved for future use (used by Fiber Channel)
- In XGMII, only sequence ordered sets are supported Sequence ordered sets: Local and remote faults

## **Options for Ordered Sets**

• In XGMII the ordered sets are defined as follows:

Lane 0	Lane 1	Lane 2	Lane 3	Description					
Sequence	0x00	0x00	0x00	Reserved					
Sequence	0x00	0x00	0x01	Local Fault					
Sequence	0x00	0x00	0x02	Remote Fault					
Sequence	≥ 0x00	≥ 0x00	≥ 0x03	Reserved					
NOTE—Valu nificant bit to allows future than link fault	NOTE—Values in Lane 1, Lane 2, and Lane 3 columns are in hexadecimal, most sig- nificant bit to least significant bit (i.e., <7:0>). The link fault signaling state machine allows future standardization of reserved Sequence ordered sets for functions other than link fault indications								

#### Table 46-5-Sequence ordered\_sets

- Proposed ordered set format for the XLGMII/CGMII
- With 8B alignment, ordered sets span 8B

Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6	Lane 7	Description
Sequence	0x00	0x00	0x00	0x00	0x00	0x00	0x00	Reserved
Sequence	0x00	0x00	0x01	0x00	0x00	0x00	0x00	Local Fault
Sequence	0x00	0x00	0x02	0x00	0x00	0x00	0x00	Remote Fault
Sequence	$\geq 0 \mathrm{x} 0 \mathrm{0}$	$\geq 0 \mathrm{x} 0 \mathrm{0}$	$\geq 0\mathrm{x}03$	$\geq 0 \mathrm{x} 0 \mathrm{0}$	$\geq 0 {\rm x} 0 0$	$\geq 0{\rm x}00$	$\geq 0{ m x}00$	Reserved

#### Table 151-5-Sequence ordered\_sets

NOTE—Values in Lane 1, Lane 2, and Lane 3 columns are in hexadecimal, most significant bit to least significant bit (i.e., <7:0>). The link fault signaling state diagram allows future standardization of reserved Sequence ordered sets for functions other than link fault indications

• With the 10GBASE-R PCS and 4B alignment, there are several block types that can carry ordered sets:

Input Data	s	Block	Payload								T
	ń										
Bit Position:	01	2								65	
Data Block Format:											
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	01	Do	D <sub>1</sub>	$D_2$	D3		D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	denotes signal
Control Block Formats:		Block Type Field									ordered set (0xF)
C <sub>0</sub> C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> /C <sub>4</sub> C <sub>5</sub> C <sub>6</sub> C <sub>7</sub>	10	0x1e	Co	C1	C <sub>2</sub>	Ca	C4	C <sub>5</sub>	C <sub>6</sub>	C7	vs. sequence
C <sub>0</sub> C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> /O <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	10	0x2d	Co	C1	C <sub>2</sub>	C3	04	D <sub>5</sub>	De	D <sub>7</sub>	ordered sets (0x0).
C <sub>0</sub> C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> /S <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	10	0x33	Co	C1	$C_2$	C3		D <sub>5</sub>	De	D7	
O <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /S <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	10	0x66	D <sub>1</sub>	$D_2$	$D_3$	00		D <sub>5</sub>	D <sub>6</sub>	В	Though signal
O <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /O <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	10	0x55	D <sub>1</sub>	$D_2$	D <sub>3</sub>	00	04	D <sub>5</sub>	De	D7	ordered sets are
S <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> D <sub>5</sub> D <sub>8</sub> D <sub>7</sub>	10	0x78	D <sub>1</sub>	$D_2$	D <sub>3</sub>		04	<b>B</b> 5	De	D <sub>7</sub>	reserved.
O <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /C <sub>4</sub> C <sub>5</sub> C <sub>6</sub> C <sub>7</sub>	10	0x4b	D <sub>1</sub>	$D_2$	D <sub>3</sub>	00	C4	C5	C <sub>6</sub>	C7	
T <sub>0</sub> C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> /C <sub>4</sub> C <sub>5</sub> C <sub>6</sub> C <sub>7</sub>	10	0x87		C1	$C_2$	C3	C4	C <sub>5</sub>	C <sub>6</sub>	C7	
D <sub>0</sub> T <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub> C <sub>5</sub> C <sub>6</sub> C <sub>7</sub>	10	0x99	D <sub>0</sub>		C2	C3	C4	C5	Ce	C7	
D <sub>0</sub> D <sub>1</sub> T <sub>2</sub> C <sub>3</sub> /C <sub>4</sub> C <sub>5</sub> C <sub>6</sub> C <sub>7</sub>	10	0xaa	Do	D <sub>1</sub>		C3	C4	C <sub>5</sub>	C <sub>e</sub>	C7	
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> T <sub>3</sub> /C <sub>4</sub> C <sub>5</sub> C <sub>6</sub> C <sub>7</sub>	10	0xb4	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>		C,	C5	C <sub>6</sub>	C7	
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /T <sub>4</sub> C <sub>5</sub> C <sub>6</sub> C <sub>7</sub>	10	0x00	Do	D <sub>1</sub>	$D_2$		3	C <sub>5</sub>	C <sub>6</sub>	C7	
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> T <sub>5</sub> C <sub>6</sub> C <sub>7</sub>	10	0xd2	Do	D <sub>1</sub>	D2	0	) <sub>3</sub>	D <sub>4</sub>	C <sub>6</sub>	C7	]
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> D <sub>5</sub> T <sub>6</sub> C <sub>7</sub>	10	Oxe1	D <sub>0</sub>	D1	D2	0	) <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	C7	1
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> /D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> T <sub>7</sub>	10	0xff	D <sub>0</sub>	D <sub>1</sub>	$D_2$	1	3	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	]

• For 100GBASE-R and 40GBASE-R, the proposal is:

