

40G/100G Implementations with 10G FPGA

IEEE 802.3ba, July, 2008, Denver, CO



Contributors and Supporters

Mike Li, Altera David Greenfield, Altera Zhi Wong, Altera Divya Vijayaraghavan, Altera Ali Ghiasi, Broadcom Chris Cole, Finisar Aris Wong, Foundry Ryan Latchman, Gennum Andre Szczepanek, TI Franck Chang, Vitesse



Accepted Baseline 40GE/100GE Architecture



1: Includes MLD functionality

2: For 40GE Backplane





40 nm FPGA SERDES Test Chip Eye Diagram and BER Bathtub Curve @ 10.3125 Gbps

- Pattern
 PRBS 2³¹-1
- Vod
 - 600 mV
- DJ (δ-δ)
 - 5.08 ps
- RJ (rms)
 - 1.46 ps
- TJ (@ BER = 10⁻¹²)
 - 25.6 ps (exceeds XLAUI/CAUI requirement)



FPGAs that embed 10.3125G SERDES will be available in early 2009
 Test Chips are available since early 2008
 EPGA 10.3125G SERDES have pre/de-emphasis. EEE/CTLE equalization

■ FPGA 10.3125G SERDES have pre/de-emphasis, FFE/CTLE equalization capabilities

10.3125 Gbps FPGA Transceiver Enables a Direct PCS/MLD ←→PMA Interfaces





Characteristics for Integrated & Direct 10.3125 Gbps Interfaces

- 10.3125 Gbps FPGA transceiver will be available in the near future
- 10.3125 Gbps transceiver eliminates the needs of "SERDES mux", offering minimum transceiver pin count, power consumption, simple and fully integrated chip-tochip interfaces
- 10.3125 Gbps transceiver is in-line with the XLAUI/CAUI chip-to-chip electrical interfaces for 40G/100G
- 10.3125 Gbps FPGA transceiver can also support 8x/20x
 5.15625 Gbps (lower per lane rate) electrical interfaces for 40G/100G as needed



Summary

- FPGAs with 10.3125 Gbps transceivers will be available in the near future
- 40G/100G implementation with 10G FPGA transceivers do not need "SERDES muxes"
 - 10.3125 Gbps transceivers offer minimum transceiver count, lower power consumption & easier layout
 - Increase the # of VL to support the 40G implementation with lower data rate transceiver is not necessary
- 10.3125 Gbps transceiver is in-line with the XLAUI/CAUI chip-to-chip electrical interfaces for 40G/100G
- 10.3125 Gbps FPGA transceiver can also support 8x/20x5.15625 Gbps (or even lower per lane rate) electrical interfaces for 40G/100G as needed





Backup



