# Transmitter and Receiver Architecture Without SelfSynchronizing Rx Scrambler

IEEE 802.3bj interim meeting

May 17-18, 2012, Minneapolis, MN


Roy Cideciyan - IBM




#### Introduction

- Tx and Rx architectures for low-latency FEC have been adopted at the March plenary meeting: gustlin\_01\_0312.pdf and brown\_01a\_0312.pdf
- High-rate transcoding is performed on non-scrambled data. As data from PCS layer is already scrambled with a self-synchronizing scrambler, data in current Tx architecture is descrambled prior to 256b/257b transcoding.
- Descrambling in Tx requires the inverse operation at the receiver, i.e., data is scrambled with a self-synchronizing scrambler at Rx before it is sent to physical coding sublayer (PCS) where it is descrambled.
- Self-synchronizing scramblers in Rx are usually not desirable because of error multiplication. Although PCS descrambler should regenerate the possibly erroneous sequence at the Rx scrambler input, it is worthwhile to think whether a low-latency FEC architecture that avoids Rx scrambler is possible.
- A proposal for FEC architecture that avoids self-synchronizing Rx scrambler is shown.


# Adopted Tx Architecture for NRZ




# Adopted Rx Architecture for NRZ



# Adopted Tx Architecture for PAM4




#### Adopted Rx Architecture for PAM4




brown\_01a\_0312.pdf

## Tx Architecture of FEC Sublayer for 10GBASE-R




#### Rx Architecture of FEC Sublayer for 10GBASE-R



Clause 74




- 64b/66b coding used in 100GBASE-R (IEEE 802.3ba-2010, Clause 82)
  - 1 type of data block (DB) with 2-bit header 01
  - 11 types of control blocks (CB) with 2-bit header 10 where the first byte of the payload is rate-4/8 encoded (Hamming distance=4) 8-bit block type field indicating the type of control block format





#### **Block Type Field**

- According to clause 82.2.3.1 the LSB of the block type field (BTF) represented as a hexadecimal value is the first transmitted bit. For example, the block type field 0x1E is sent from left to right as 01111000.
- BTFj(8)=BTFj<7:0> where BTFj<0> is the first transmitted bit. We represent BTFj(8) as the concatenation of the first nibble Fj(4)=BTFj<3:0> and the second nibble Sj(4)=BTFj<7:4>. For example, for BTFj(8)=0x1E, we obtain Fj(4)=0xE sent from left to right as 0111 and Sj(4)=0x1 sent from left to right as 1000.



cideciyan 01a 0312.pdf

# 100


#### Two Examples of 256b/257b Transcoding

Case 8: CB #1, DB #2, DB #3 and DB #4

<b>10</b> F1(4)	S1(4)	CB1(56)	01	DB2(64)	01	DB3(64)	01	DB4(64)		
ITC at Rx					, / ./		/		.′	C Tx
0 011	11 F1(4	CB1(56	3)	DB2(64)		DB3(64)		DB4(64)		

Case 9: DB #1, CB #2, CB #3 and CB #4

TC: Transcoding ITC: Inverse Transcoding



cideciyan\_01a\_0312.pdf

#### TC and ITC of Scrambled Data

- Transcoding (TC) operation of scrambled 66b blocks from PCS sublayer can be performed exactly the same way as TC of descrambled 66b blocks by performing the same operations described in cideciyan\_01a\_0312.pdf, e.g., deleting the scrambled second 4-bit nibble in the first scrambled byte of the first scrambled control block in a transcoded block that contains at least one control block. Note that two header bits of 66b blocks from PCS are not scrambled; only the 64-bit payload is scrambled.
- Inverse transcoding (ITC) of descrambled data according to *cideciyan\_01a\_0312.pdf* regenerates second nibble of block type field, which has been deleted during TC, by using a one-to-one mapping between first nibbles (1<sup>st</sup>) and second nibbles (2<sup>nd</sup>) of BTF. This is only possible because BTF is a codeword from (8,4) Hamming code with Hamming distance 4.

One-to-one mapping between 1st and 2nd nibbles of BTFs in hexadecimal notation

<b>1</b> st	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
2 <sup>nd</sup>	0	E	D	3	В	5	6	8	7	9	Α	4	С	2	1	F

11 BTFs used in 100GBASE-R

4 additional BTFs used in 10GBASE-R

ITC of scrambled data requires a descrambler running in parallel



### Descrambler-Aided ITC of Scrambled Data


Scrambled Data Input

So S1 S2 S38 S39 S56 S57

Serial Data Output


Descrambler defined in clause 49.2.10

Figure 49–10—Descrambler




(\*): Shrunk BTF (4 bit) is a block type field whose second nibble was deleted during transcoding


#### Alternative Tx Architecture for NRZ




#### Alternative Rx Architecture for NRZ



#### Alternative Tx Architecture for PAM4



#### Alternative Rx Architecture for PAM4





#### **Final Remarks**

- In current adopted Tx and Rx architectures, if PCS and TC/FEC sublayer are implemented in one layer, scrambling and descrambling operation prior to transcoding at Tx and Rx could be merged, i.e., deleted. This would avoid self-synchronizing Rx scrambler and requires less implementation complexity than proposed alternative Tx and Rx architecture.
- Proposed Rx architecture requires a descrambler running in parallel and aiding inverse transcoding operaton. This requires slight increase in implementation complexity.
- One could replace post-FEC synchronous (additive) scrambler by pre-FEC selfsynchronizing (multiplicative) scrambler.
- If desired, alignment markers can be prevented from being scrambled by pseudo-noise (PN) generator PN-5280 (NRZ) or PN-4440 (PAM4).



# Thank You