

#### 101.3.2.3.4 Data Detector process within CNU (upstream)

The {EPoC\_PMD\_Name} CNU PCS transmit path includes the Data Detector process. This process contains a delay line (represented by the *FIFO\_FEC\_TX* buffer) that stores 65-bit blocks received from the output of the 64B/66B encoder to allow insertion of the FEC parity data into the transmitted data stream. In addition to inserting the FEC parity data into the data stream, the Data Detector process in the {EPoC\_PMD\_Name} CNU PCS generates the *PMA\_SIGNAL.request(tx\_enable)* primitive to turn the transmitter on and off at the correct times.

Upon initialization, the ONU transmitter is turned off. When the first 66-bit block containing data arrives at the *FIFO\_FEC\_TX* buffer, the Data Detector process in the {EPoC\_PMD\_Name} CNU PCS sets the *PMA\_SIGNAL.request(tx\_enable)* primitive to the value ON, instructing the PMD sublayer to start the process of turning the transmitter on.

When the *FIFO\_FEC\_TX* buffer becomes empty (i.e., contains only 66-bit blocks with Idle control characters), the Data Detector process in the {EPoC\_PMD\_Name} CNU PCS sets the *PMA\_SIGNAL.request(tx\_enable)* primitive to the value OFF, instructing the PMD sublayer to start the process of turning the transmitter off.

Between individual packets, 66-bit blocks with Idle control character arrive at the *FIFO\_FEC\_TX* buffer. If the number of these 66-bit blocks with Idle control characters is insufficient to fill the *FIFO\_FEC\_TX* buffer completely, then the transmitter is not turned off.


The length of the *FIFO\_FEC\_TX* buffer at the {EPoC\_PMD\_Name} CNU PCS shall be set such that the delay introduced by the *FIFO\_FEC\_TX* buffer together with any delay introduced by the PMD sublayer is long enough to turn the transmitter on and to allow transmission of any additional burst elements, such as TBD.

Figure 101–1 illustrates the details of the {EPoC\_PMD\_Name} CNU burst structure. In particular, this figure shows the details of the necessary burst elements and the FEC protected portions of the burst transmission, explicitly showing each FEC codeword (FEC CW).

The CNU burst transmission begins with the 65-bit long Start of Burst delimiter (*burstStart* constant, see TBD), which facilitates the detection of the start of a newly incoming data burst. When received at the CLT, the Start of Burst delimiter simplifies allows the FEC codeword alignment for the incoming data stream, even in the presence of bit errors. The Start of Burst delimiter is not part of the first FEC codeword.

The Start of Burst delimiter is followed by the 65-bit long FEC Selector delimiter (*burstFecSelector* constant, see TBD), which identifies the specific FEC code used by the CNU to encode data in the given burst. The FEC Selector delimiter is not part of the first FEC codeword.

The CNU burst ends with the 65-bits long End of Burst delimiter (*burstEnd* constant, see TBD), which facilitates the detection of the end of the current data burst. When received at the CLT, the End of Burst delimiter allows for the rapid reset of the CLT FEC synchronizer, so that it can search for the next burst. The End of Burst delimiter is not part of the last FEC codeword.



**Figure 101-1—Details of CNU burst structure**

### 101.3.2.3.5 LDPC Encode process within CNU (upstream)

The process of padding FEC codewords and appending FEC parity octets in the {EPoC\_PMD\_Name} CNU PCS transmit path is illustrated in Figure 101–8.

The 64B/66B encoder produces a stream of 66-bit blocks, which are delivered to the FEC Encode and Data Detector input process, as shown in Figure 101–8. The FEC Encode and Data Detector input process accumulates  $B_Q$  (see Table 101-6) of these 66-bit blocks to form the payload of a FEC codeword, removing the redundant first bit (i.e., sync header bit <0>) in each 66-bit block received from the 64B/66B encoder. The first bit <0> of the sync header in the 66-bit block in the transmit direction is guaranteed to be the complement of the second bit <1> of the sync header – see 49.2.4.3 for more details. Only one of the FEC codes defined in Table 101-6 is active at any time, as selected by register TBD.

Next, the FEC encoder calculates CRC40 (see 101.3.2.3.6) over the aggregated  $B_Q$  65-bit blocks, placing the resulting 40 bits of CRC40 code immediately after the  $B_Q$  65-bit blocks, forming the payload of the FEC codeword. Finally, the FEC encoder prepends  $B_P$  (see Table 101-6) padding bits (with the binary value of “0”) to the payload of the FEC codeword as shown in Figure 101–8.

This resulting data is then LDPC-encoded, resulting in the  $F_R$  (see Table 101-6) bit of parity data. The first 25 bits of parity data are inserted into the 65-bit block carrying CRC40 code, complementing it. The remaining  $F_R-25$  bits of parity data is then divided into  $C_Q$  (see Table 101-6) 65-bit blocks. Note that 65-bit blocks carrying CRC40 data and parity data do not include sync header. The last 65-bit block of the parity data contains  $C_{PL}$  (see Table 101-6) bits of parity data, and the remaining  $C_P$  (see Table 101-6) bits are filled with padding (with the binary value of “0”).

### 101.3.2.3.6 LDPC codeword transmission order within CNU (upstream)

{the content of this subclause ought to be quite similar with the content of 101.3.2.3.5}

### 101.3.2.3.7 CRC40

{the content of this subclause will provide details about CRC40 used in EPoC to guarantee MTTFPA}

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54