Cabling

C/ 33

Walker, Dylan

Comment Type **TR**

SuggestedRemedy

SC 33.2.4.3

P 34

Cisco

To allow for PSEs that perform connection check before, during, between, or after

detection, a new constant is needed to define the disparate pathways these PSEs take

Comment Status X

through the state diagram and their associated timing requirements.

L 29

176

Pres: PSE SD

during initial WG ballot. Resolution of this comment was given over to P802.3bt as they will have Cl 33 open.)	Add constant "PSE_CC_DET_SEQ" as follows: PSE_CC_DET_SEQ				
SuggestedRemedy	A constant indicating the sequence in which the PSE performs conr	action check and			
See attached sheet for proposed new text.	detection.	lection check and			
(http://www.ieee802.org/3/maint/requests/maint_1271.pdf, page 2)	Values: 1: Connection check and detection performed simultaneous	ly.			
A number of these changes have already been adopted. The two remaining changes are:	2: Connection check performed prior to detection	.,			
Replacing the first sentence in 33.1.4 with:	3: Connection check performed between detections				
"A power system, consists of a single PSE, a single PD and the link section connecting	4: Connection check performed after detection				
them. A power system is	Proposed Perpanse				
characterized as Type 1 or Type 2 by lowest type number of the PSE or PD in the system,	Proposed Response Response Status W Wait for presentation.				
see Table 33–1."					
and replacing the first paragraph of 33.1.4.1 with (as well as changing the title of the		" [===			
subclause to "Cabling requirements"):	CI 33 SC 33.2.4.4 P 33 L 43	# 255			
"The supply of power over the data connection is intended to operate with no additional requirements to the cabling that is	Zimmerman, George CME Consulting, Inc.				
normally installed for data usage. This is approximately true but may require some further	Comment Type T Comment Status X	Pres: Inrush			
attention. Power at Type 1	"legacy_powerup:				
power levels may be transmitted over all specified premises cabling without further	This variable is provided for PSEs that monitor the PI per pair set volt				
restrictions. Higher power levels may require heavier gauge conductors than are found in Class C/Category 3 cabling and (more	that information to indicate the completion of PD inrush current during				
uncommonly) in some lighter	operation. Using only the PI pair set voltage information may be insuff				
gauge Class D or better cable. The requirements for Type 2 are met by Category 5 or	the true end of PD inrush current; use of a fixed TInrush-2P period is a variable that is set in an implementation-dependent manner.	ecommended. A			
better cable and components as	Values:TRUE:The PSE supports legacy power up; this value is not re-	commended			
specified in ANSI/TIA/EIA-568-A."	FALSE: The PSE does not support legacy power up, this value is highly recom				
Proposed Response Response Status W	equipment use this value."				
Waiting for Yair to review.	Doesn't this only apply to 2 pair PSEs? At a minimum, there should b	e no legacy-power-			
	up 4pair PSEs.				
Yair to review by September, or these changes will be accepted.	SuggestedRemedy				
To be held open.	insert "two pair" so it reads, "This variable is provided for two-pair PSE	:S"			
	Add to TRUE: (after 'not recommended'), "and is not allowed for 4-pai	r PSE operation."			
	Proposed Response Response Status W				
	Wait for Yair's Presentation.				

CI 33

Jones, Chad

Comment Type

TECHNOLOGY

SC 33.1.4

Т

P 22

Maintenance Request #1271, on behalf of GEOFF THOMPSON, GRACASI S.A./LINEAR

Move as much of the cabling specification to cabling documents as possible. (This RR was

entered as a tracking mechanism for Thompson Comment #59 against P802.3REVbx/D2.0

Cisco

Comment Status X

L 6

4

C/ 33 SC 33.2.4.4 Page 1 of 9 7/15/2015 5:59:17 PM

CI 33	SC 33.2.4.4	P 35	L 38	# 71	C/ 33	SC	33.2.4.4	P 35	L 52	# 111
Yseboodt,	Lennart	Philips			Johnson, F	Peter		Sifos Techr	ologies	
Comment	Туре Т	Comment Status D		Pres: PSE SD	Comment	Туре	т	Comment Status X		Pres: Inrush
origina "IInrus Outpu	t current per pair	r set • set during POWER_UP (see	Table 33-11 an	d Figure 33-13).	This re 802.3a	efers to at PSE'	a commo 's whereby	ariable definition. Ily implemented inrush be inrush is deemed complet	ed as soon as por	rt voltage is in a
IPort- Outpu	2P It current (see 33	.2.7.6)."			allowe	ed to se	t Type-2 p	havior is not recommende arameters for Icut and Ilim	upon the complet	ion of inrush meaning
Suggested	dRemedy							agger inrush loads might n Ish currents at 684mA or l		
"IPort- Outpo		r set (see 33.2.7.6)."			even h	nigher i	nrush curre	ents to Type-1 / Type-2 PD should be avoided.		
Proposed	Response	Response Status W			Suggested	dReme	dy			
PROF	POSED ACCEPT	IN PRINCIPLE.			legacy	_powe	rup			
		. We should not change the diagram as is. We need to c						not support legacy power ecommended Type-1 and		
Group	to discuss.				Proposed	•		Response Status W		
C/ 33	SC 33.2.4.4	P 35	L 45	# 138	Wait fo	or Yair'	s Inrush pr	esentation.		
Darshan, '		Microsemi	2 40	# 190	C/ 33	SC	33.2.4.4	P 36	L 49	# 133
Comment	Type TR	Comment Status D		PSE Inrush	Darshan, Y	Yair		Microsemi		
The te output	ext "This variable t and use that inf bove text should	"only" in the text: is provided for PSEs that (on ormation". match lines 46-47 that do use			set B. The cu pair se	systen urrent te	ext says " s sufficient	Comment Status D need to know if we have ou over at least one pair set. and it is not. f pair set B?		
	16-47 says: only the PI pair 9	set voltage information may b	e insufficient "		As a r	esult, tl	he variable	ovld_detected text need to	be updated.	
Suggester		bet voltage information may b			Suggested		-			
Repal	-	or PSEs that monitor the per p	oair set voltage o	utput and use that	Change from: A variable indicating if the PSE output current over at least one pair set has been in an overload condition (see 33.2.7.6) for"				set has been in an	
" for		tor only the per pair set voltag	e output and us	e that information"				ne PSE output current ove ee 33.2.7.6) for…"	r 1st pair-set or 2r	nd pair set has been in
,	Response POSED REJECT.	Response Status W			Proposed		•	Response Status W		
Yair, i than t	f we add the wore	d only, then this variable woul e. Thus, your PSE would not					esentation			
COMMEN	T STATUS: D/dis	ed ER/editorial required GR/ spatched A/accepted R/rejeo ubclause, page, line				d Z/wit	hdrawn	CI SC	33 33.2.4.4	Page 2 of 9 7/15/2015 5:59:17

' PM

CI 33	SC 33.2.4.4		P 39	L 5	# 72	Cl 33	SC	33.2.4.6	P 41	L 22	# 124
Yseboodt,	Lennart	I	Philips			Bullock, C	Chris		Cisco Syste	ms	
Comment 7	Туре Т	Comment St	tatus X		Pres: Types	Comment	Туре	TR	Comment Status D		PSE SL
must ir A Type	A Type 4 PSE is distinct from a Type 3 PSE in ways other than power (Vpse min, polarity, must implement 4P). A Type 4 PSE that is powering below class 7 should still be a Type 4 PSE. Currently Table 33-3 requires a Type 4 PSE to have class_num_events = 5, possibly						If connection check is performed prior to detection, a result of invalid will keep you from entering detection state. As such, an result of "open_circuit on one of the pair sets" should not cause an "invalid" result.				
	itly Table 33-3 re ting it to Class 7		PSE to have	e class_num_eve	ents = 5, possibly	SuggestedRemedy replace "open_circuit on one of the pair sets" to "open_circuit on both of the pair sets"					
	•		mont agains	1 O)							
(This is an updated version of the comment against D1.0). Presentation on this topic "Type 4 Classrange"						Proposed Response Response Status W PROPOSED ACCEPT IN PRINCIPLE.					
		pic "Type 4 Clas	ssrange"			PROF	JOSED	ACCEPTI	N PRINCIPLE.		
Suggested	2		. for True 4			OBE	by com	ment # 7.			
Proposed I		s 1, 2 and 4 also				C/ 33	SC	33.2.5.0a	P 53	L 34	# 178
,	g for Presentation	Response Sta	alus vv			Walker, D	ylan		Cisco		
						Comment		TR	Comment Status X		Pres: PSE SL
CI 33 Walker, Dy	SC 33.2.4.6 /lan	(<i>P</i> 41 Cisco	L 17	# 175				dditional Information for Ite gnature PD."	m 2, it's stated th	at "Applies only when
Comment	51	Comment St		and the sheet	PSE SD	This may not be true if we allow connection check to occur between the 2 detections and don't want to create new timing parameters.					
		ection 33.2.4.4 (function do not match				anning parametero.		
Suggested	Remedy					SuggestedRemedy Presentation forthcoming to cover this and other aspects of connection check. Proposed Response Response Status W					
Delete	the "Invalid" val	ue.									
Chang	e the value "Op	en_circuit" as fo	llows:			Wait	for pres	entation			
"Open_	_Circuit: Open c	ircuit detected o	n both pairse	ets."							
	the value "Sing pairset:	le" to be the defa	ault case and	applicable to PI	Os that operate over a						
				ormed or a single ne two pairsets at							
Corre	sponding comm	ent entered aga	inst the varia	ble values flagge	d with DW1						
Proposed I PROP		Response Sta IN PRINCIPLE									
	y comment # 7.										

C/ 33 SC 33.2.5.0a

Pres: Inrush

CI 33	SC 33.2.7.5	P 72	L 50	# 104
Jones, Cha	ad	Cisco		

Comment Type T Comment Status D

HOLD OVER for Ken Bennett:

There is a recommendation that POWER_UP mode persist for the complete duration of TInrush in section 33.2.7.5 of the existing standard. Commensurately, there is a recommendation against using LEGACY POWER_UP in section 32.2.4.4. This is because leaacy power-up can end POWER_UP mode prior to the end of PD Inrush.

The result of an early exit of POWER_UP mode is that current is not limited to the levels in figure 33-13, and inrush current could exceed expected values for a PD, potentially damaging an existing Type 1 or Type 2 PD. Type 3 and Type 4 PSE's could deliver higher currents during PD Inrush in this scenario, increasing the probability of damage to a legacy PD.

The recommendations used in the existing standard have been applied to Type 3 and Type 4 PSE's in the draft. The suggested remedy makes it a requirement for Type 3 and Type 4 PSE's. For reference, the existing text is shown below:

However, for practical implementations, it is recommended that the POWER_UP mode on a pair set persist for the complete duration of TInrush-2P, as the PSE may not be able to correctly ascertain the conclusion of a PD's inrush behavior.

SuggestedRemedy

Change the text to:

However, for practical implementations, it is recommended that POWER_UP mode in Type 1 and Type 2 PSE's persist for the complete duration of TInrush-2P, as the PSE may not be able to correctly ascertain the conclusion of a PD's inrush behavior. Type 3 and Type 4 PSE's shall remain in POWER_UP mode until the Tinrush_2P period in table 33-11 is met.

Proposed Response Response Status **O**

Waiting for Yair's presentation.

CI 3	3	SC 3	33.2.7.5	P 73	L 15	# 136
Dars	han, Yai	r		Microsemi		
Com	ment Ty	be	TR	Comment Status X		Pres: Inrus
s a l l l	start for t a)Reach b)Handle ssue of s nigh inpu doesnt a	he fol faste diffe some t cap add a	llowing rea r startup w rent load b PDs that t acitance to	vith lower probability for sta behaviour during startup th turn ON full power during F p reach steady state faster on PSE as PSE move fro	ntup oscilations at is time depend POWERUP. e.g.2	ent e.g1: Adress the : Supports PDs with
Suad	gestedRe	med	 V			
		-	•	ter line 36.		
F	PSE inru	sh tei	mplate in F	rrent sourced by the PSE Figure 33–13 only TBD ms P maximum as specified by	ec after POWER	UP has started and
Prop	osed Re	spon	se	Response Status W		
I	asked for	or a p	resentatio	n on this for July. Is there	one?	
C/ 3	3	SC 3	33.3.1	P 80	L 47	# 145
Schi	ndler, Fre	ed		Seen Simply	/	
Com	ment Ty	be	TR	Comment Status X		Pres: PD F
-		shall v	withstand a	l to accept up to 57V on ea any voltage from 0 V to 57		
Sugg	gestedRe	emed	y			
-	Fype 1 a set indefi	nd Ty nitely	without pe	ith, shall withstand any voltage ermanent damage. Type 3 ′ on both pair sets indefinite	3 and Type 4 PDs	shall withstand any
	osed Re	spon	se	Response Status W		
Prop						
	Naiting f	or Pre	esentation			
	Vaiting f See com					

CI 33 SC 33.3.1

C/ 33	SC 33.3.1	P 80	L 47	# 189	CI 33	SC	33.3.7	P 94	L 23	# 219
Walker, Dylan		Cisco			Dwelley, D	David		Linear Techno	logy	
Comment Typ	e TR	Comment Status X		Pres: PD PI	Comment	Туре	TR	Comment Status D		Pres: Inrush
	0	e is ambiguous:						is places a new inrush require /4 PSE - can't do this	ement on Type 1	/2 PDs when
"The PD shall withstand any voltage from 0 V to 57 V at the PI indefinitely without permanent damage."						SuggestedRemedy				
SuggestedRe Presentat	5			Move _2p text to item 5a, add PD Type "3,4" Restore original item 5 from AT						
Proposed Res	•	Response Status W			Proposed	,		Response Status W		
Waiting fo	or Presentatio	n			PROF	OSED	REJECT			
See comr	nent 5, 145							rement as we have now increa per pairset (800 total). Howe		
CI 33	SC 33.3.1	P 80	L 47	# 5				SE inrush numbers.		
Jones, Chad		Cisco				aro lim	nited to 10	00mA per pairset, they will wor	k with existing T	Type 1 and Type 2
Comment Typ	e T	Comment Status X		Pres: PD PI				ast 400mA over a single pairs		ype i and i ype z
Maintenar	nce Request	#1274 on behalf of George Z	Zimmerman, CMI	E Consulting/LTC	C/ 33	SC	33.3.7	P 94	L 48	# 106
		ndard is ambiguous and is in			Jones, Ch	ad		Cisco		
		nernet equipment. The intent of common-mode PoE voltage			Comment	Туре	TR	Comment Status X		Pres: Inrush
across the	e pins corres	ponding to the two pairs twist	ted differentially	to form a balanced pair			for Dave	5		
		uld run a DC current across treat equipment and burn ther		windings commonly	Table 33-18, item 9: Change to "per pair set capacitance" allows 360uF. We changed this to 180uF per Straw Poll 2 in Pittsburgh.				OuF. We changed this	
SuggestedRe	medy				Suggestee	dReme	dy			
permaner	nt damage.	withstand any voltage from 0		-		note: T		apacitance" e? It's now called "PI capacita	Ince during MDI	_POWER states" and
sets of two	o pins at the	PI indefinitely without permai	nent damage. Th	ne two pins in each set	Proposed		nse	Response Status W		
	•	e balanced twisted wire pairs	of the connected	l link segment.	Wait for presentation					
Proposed Res	,	Response Status W								
waiting fo	or Presentatio	n								
See comm	nent 189, 14	5								

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Clause, Subclause, page, line

CI 33 SC 33.3.7

C/ 33 SC 33		P 90	L 43	# 400	C/ 33	SC 33.3.7.3	P 96	L 27	# 404
Darshan, Yair		F 90 Microsemi	L 43	# 139	Darshan, Y		₽ 96 Microsemi		# 134
Comment Type TR Comment Status X Pres: Inrush The following comment adresses linrush in Table 33-11 item 5a and PD Cport max to be supported by PSE linrush. Since both parameters aretied together, they are adressed at the same comment. See detailes in darshan_02_0715.pdf titled: Type 3 and 4 PD Cport_max to be supported by PSE linrush_min. SuggestedRemedy 1. No changes to Table 33-11 item 5a linrush. It is in line with the work done on September					Comment 33.3.7. Inrush pair se before per pai The tin	Type TR .3 Input inrush of current per pai et compliant with TInrush-2P min ir set current th 	Comment Status X current r-set is drawn beginning with N Vport_PD-2P requiremen p per Table 33-11. After TIr reshold corresponding to its PD Inrush is ending is not fu	h the application c ts as defined in Ta nrush-2P min, the l s class level. unction of PSE Tin	ble 33-18, and ending PD shall not exceed its rush Timer.
2014.	nce valus 02_0715.	e for Type 3 and 4 for SS ar		ork done on September	Cport b POWE equiva See de	between 5uF to ERUP phase, it alent to Tinrush_ etailed analysis	the PD internal design that 180uF e.g. for Type 1 and has to complete linrush wit min at Table 33-11 which i in darshan_01_0715.pdf, s PD POWERUP Tinrush r	2 and load current hin 50msec which s a PSE requireme	t of up to 350mA during is the number ents.
Waiting for pres	entation.				Suggested	lRemedy			
					See de	etailed analysis	and updated suggested re	medy in darshan_(01_0715.pdf.
					"Inrush pair se "Inrush pair se when \ 33–11.	et compliant with n current per pa et compliant with Vport_PD-2P re	ir set is drawn beginning w n Vport_PD-2P requiremen ir set is drawn beginning w n Vport_PD-2P requiremen aches steady state within t 2P min, the PD shall not ex	ts as defined in To ith the application ts as defined in Ta ime duration TInru	o: of input voltage at the ble 33–18, and ends sh-2P min per Table
					Proposed I	Response	Response Status W		

waiting for presentation.

Cl 33 SC 33.3.7.3

CI 33	SC 33.3.7.3	P 96	L 28	# 216	C/ 33	SC 33.3.7.3	P 96	L 39	# 236			
Dwelley, Da		Linear Techn	ology		Yseboodt,		Philips					
"After ⁻ corresp PDs ar in this Suggested Chang Pclass "After ⁻ Pclass Proposed I PROPO Chang 18."	mment Type TR Comment Status D Pres: Inrush "After TInrush-2P min, the PD shall not exceed its per pair set current threshold corresponding to its class level." PDs are limited to power, not current, in POWER_ON mode. SS PDs are treated differently in this regard than DS PDs are. ggestedRemedy Change to: "After Tinrush-2P min, a single-signature PD shall not exceed the power level, Pclass_pd, corresponding to its class level." "After Tinrush-2P min, a dual-signature PD shall not exceed its per pairset power level, Pclass_pd, corresponding to the class level advertised at that pairset." mposed Response Response Status W PROPOSED ACCEPT. Change to: "After TInrush-2P min, the PD shall meet Pclass_pd as specified in Table 33-				"Input specif "If C F Inrush "NOTI The ne Suggested "For s < 180 "For d per pa "A sin shall li below Proposed PROF Wait fo "For s < 180 "For d per pa "A sin	Jolowing three sta inrush current a ied in Table 33-1 Port per pair set > _PD per pair set =- C port per pair ote changes the <i>dRemedy</i> ingle-signature P uF, as specified ual-signature PE ir set < 180 uF, i gle-signature PE <i>Response</i> POSED ACCEPT or presentation ingle-signature PE uF, as specified ual-signature PE ual-signature PE ual-signature PE is set < 180 uF, i gle-signature PE	 =180 mF, input inrush currer max is satisfied." ir set is the C port seen by a technical meaning of the firs 2Ds, the input inrush current in Table 33-11." is, the input inrush current at as specified in Table 33-11." is with C_Port > 180uF, or a cush current P max." Response Status W IN PRINCIPLE. 2Ds, the input inrush current 	E if C_Port per part nt shall be limited n attached PSE of t two statements at startup is limited dual-signature PI at startup is limited startup is limited	air set < 180 mF, as d by the PD so that I on two twisted pairs" ed by the PSE if C_Port d by the PSE if C_Port D with C_Port > 180uF ed by the PSE if C_Port			
					C/ 33	V I_Inrush_PD-2F	P 96	L 39	# 46			
					Yseboodt,		Philips		L			
						Comment Type E Comment Status X Pres: Inrus "Input inrush current at startup is limited by the PSE if C_Port per pair set < 180 mF, as specified in Table 33-11." Cport is not defined in Table 33-11						
					SuggestedRemedy							
						Cport is defined in Table 33-18. Change reference. Proposed Response Response Status W						
						g for presentation	Response Status W					
	technical require	ed ER/editorial required GR/	aeneral required	d T/technical F/editorial G	/general		CI 3	3	Page 7 of 9			

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/generalC/ 33Page 7 of 9COMMENT STATUS: D/dispatched A/accepted R/rejectedRESPONSE STATUS: O/open W/written C/closed Z/withdrawnSC 33.3.7.37/15/2015 5:59:18 PMSORT ORDER: Clause, Subclause, page, line

abindler Fred	CI 33	SC 33.3.7.3	P 96	L 48	# 135
chindler, Fred Seen Simply	Darshan, Y	Yair	Microsen	ni	
	We do require was er In som numbe s. See Suggested	ALSO IN D1.0 Continued of the second	0- 75msec in Týpe 3 an ing PD voltage/current/t systems time for all port E power supply power o	ime profile by th is to be ON is af capability and its	Pres: Inrus
Add the following note above the existing note on line 46. NOTE-PDs may be subjected to PSE POWER_ON current limits during inrush wh PD input voltages reaches 99% of steady state or when PSE time Tinrush expires 33.2.7.4 for details.	nen the	g for presentatior	ι.		
NOTE-PDs may be subjected to PSE POWER_ON current limits during inrush wh PD input voltages reaches 99% of steady state or when PSE time Tinrush expires	nen the s. See	g for presentatior	ı.		
NOTE-PDs may be subjected to PSE POWER_ON current limits during inrush wh PD input voltages reaches 99% of steady state or when PSE time Tinrush expires 33.2.7.4 for details.	nen the s. See	g for presentatior	ι.		
NOTE-PDs may be subjected to PSE POWER_ON current limits during inrush wh PD input voltages reaches 99% of steady state or when PSE time Tinrush expires 33.2.7.4 for details. 33 SC 33.3.7.3 P 96 L 47 I an Texas Instruments	nen the s. See	g for presentatior	ι.		
NOTE-PDs may be subjected to PSE POWER_ON current limits during inrush wh PD input voltages reaches 99% of steady state or when PSE time Tinrush expires 33.2.7.4 for details. 33 SC 33.3.7.3 P 96 L 47 I an Texas Instruments	Pres: Inrush	g for presentatior	ι.		
NOTE-PDs may be subjected to PSE POWER_ON current limits during inrush wh PD input voltages reaches 99% of steady state or when PSE time Tinrush expires 33 SC 33.3.7.3 P 96 L 47 # 125 dicard, Jean Texas Instruments comment Type TR Comment Status D P The note needs some clarifications, Cport is the capacitance the PSE will see during the set of	Pres: Inrush	g for presentatior	ι.		
NOTE-PDs may be subjected to PSE POWER_ON current limits during inrush wh PD input voltages reaches 99% of steady state or when PSE time Tinrush expires 33 SC 33.3.7.3 P 96 L 47 # 125 icard, Jean Texas Instruments omment Type TR Comment Status D P The note needs some clarifications, Cport is the capacitance the PSE will see durinrush and operation. SC SC	Pres: Inrush	g for presentatior			
NOTE-PDs may be subjected to PSE POWER_ON current limits during inrush wh PD input voltages reaches 99% of steady state or when PSE time Tinrush expires 33.2.7.4 for details. # 33 SC 33.3.7.3 P 96 L 47 # 125 icard, Jean Texas Instruments omment Type TR Comment Status D The note needs some clarifications, Cport is the capacitance the PSE will see durinrush and operation. uggestedRemedy Cport per pair set is the port capacitance seen by an attached PSE during startup	Pres: Inrush	g for presentatior	ι.		

C/ 33 SC 33.3.7.3

Pres: Transient

C/ 33	SC 33.3.7.6	P 99	L 48	# 150
Schindler, F	red	Seen Simply		

Comment Type TR Comment Status D

New PD Types need to have their current demands constrained. The text region to be modified is,

A Type 1 PD with input capacitance of 180 μ F or less requires no special considerations with regard to transients at the PD PI. A Type 2 PD with peak power draw that does not exceed PClass_PD max and has an input capacitance of 180 μ F or less requires no special considerations with regard to transients at the PD PI. PDs that do not meet these requirements shall comply with the following:

— A Type 1 PD input current shall not exceed the PD upper bound template (see Figure 33–18) after

TLIM min (see Table 33–11 for a Type 1 PSE) when the following input voltage is applied. A current

limited voltage source is applied to the PI through a RCh resistance (see Table 33–1). The current

limit meets Equation (33–14) and the voltage ramps from VPort_PSE min to VPort_PSE max at

2250 V/s.

A Type 2 PD shall meet both of the following:

a) The PD input current spike shall not exceed 2.5 A and shall settle below the PD upperbound template (see Figure 33–18) within 4 ms. During this test, the PD PI voltage is driven from 50 V to 52.5 V at greater than 3.5 V/ μ s, a source impedance of 1.5 ?, and a source that supports a current greater than 2.5 A.

b) The PD shall not exceed the PD upperbound template beyond TLIM min under worstcase current draw under the following conditions. The input voltage source drives VPD from VPort_PSE min to 56 V at 2250 V/s, the source impedance is RCh (see Table 33–1), and the voltage source limits the current to MDI ILIM per Equation (33–14).

SuggestedRemedy

Replace referenced Draft text starting on line 48 with,

A Type 1 PD with input capacitance of 180 μ F or less requires no special considerations with regard to transients at the PD PI. Type 2, Type 3, and Type 4 PDs, with peak power draw that does not exceed PClass_PD max and has an input capacitance of 180 μ F or less requires no special considerations with regard to transients at the PD PI. PDs that do not meet these requirements shall comply with the following:

- The input current for Type 1 and Type 3 PDs consuming less than class-4 power levels, shall not exceed the PD upperbound template (see Figure 33-18) after TLIM min (see Table 33-11 for Type 1 and Type 3 PSEs) when the following input voltage is applied. A current limited voltage source is applied to the PI through a RCh resistance (see Table 33-1). The current limit meets Equation (33-14) and the voltage ramps from VPort_PSE min to

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Clause, Subclause, page, line

VPort_PSE max at 2250 V/s.

A Type 2, Type 3 PDs consuming more than class-4 power levels, and Type 4 PDs, shall meet both of the following:

a) The PD input current spike shall not exceed 2.5 A and shall settle below the PD upperbound template (see Figure 33-18) within 4 ms. During this test, the PD PI voltage is driven from 50 V to 52.5 V at greater than 3.5 V/ μ s, a source impedance of 1.5 [ohms], and a source that supports a current greater than 2.5 A.

b) The PD shall not exceed the PD upperbound template beyond TLIM min under worstcase current draw under the following conditions. The input voltage source drives VPD from VPort_PSE min to 56 V at 2250 V/s, the source impedance is RCh (see Table 33-1), and the voltage source limits the current to MDI ILIM per Equation (33-14).

Proposed Response	Response Status	W
PROPOSED ACCEPT	IN PRINCIPLE.	

Replace referenced Draft text starting on line 48 with,

A Type 1 PD with input capacitance of 180 μ F or less requires no special considerations with regard to transients at the PD PI. Type 2, Type 3, and Type 4 PDs, with peak power draw that does not exceed Pclass_PD max and has an input capacitance of 180 μ F (TBD) or less requires no special considerations with regard to transients at the PD PI. PDs that do not meet these requirements shall comply with the following:

- The input current for Type 1 and Type 3 PDs consuming less than class-4 power levels, shall not exceed the PD upperbound template (see Figure 33-18) after TLIM min (see Table 33-11 for Type 1 and Type 3 PSEs) when the following input voltage is applied. A current limited voltage source is applied to the PI through a RCh resistance (see Table 33-1). The current limit meets Equation (33-14) and the voltage ramps from Vport_PSE min to Vport_PSE max at 2250 V/s.

Type 3 PDs consuming more than class-4 power levels, and Type 4 PDs, shall meet both of the following:

a) The PD input current spike shall not exceed 2.5 A and shall settle below the PD upperbound template (see Figure 33-18) within 4 ms. During this test, the PD PI voltage is driven from 50 V to 52.5 V at greater than 3.5 V/ μ s, a source impedance of 1.5 [ohms], and a source that supports a current greater than 2.5 A.

B) The PD shall not exceed the PD upperbound template beyond TLIM min under worstcase current draw under the following conditions. The input voltage source drives VPD from Vport_PSE min to 56 V at 2250 V/s, the source impedance is RCh (see Table 33-1), and the voltage source limits the current to MDI ILIM per Equation (33-14).

CI 33	Page 9 of 9
SC 33.3.7.6	7/15/2015 5:59:19 PM