1 Comment

2 (TDL #162 from D2.1)

3 Adresses D2.2 comments: 88, 288, 280, 349, 237

- Some updates are required for D2.2 for moving some of the normative requirements
 in Annex B to the standard body into 33.2.8.5.1 as requested by TDL #162.
- 6 2. As a result from (1), Annex 33B was updated accordingly and became informative
- 7

8 In addition the following updates were made:

- 9 3. Completing the missing numbers for long cable case in Table 33-1 due to the changes
- 10 made to satisfy comment #162 from D2.1.
- 11 4. Additional updates due to moving from 71W to 71.3W, updating channel model at
- 12 100m per the changes made in D2.1 (striking the note in 33A.4)
- 13 5. Some text clarifications.
- 14 <u>6. Updating values of Icon-2P unb in Table 33-18 item item 5 for class 7 and 8.</u>

15 Suggested Remedy:

Baseline starts here

16

- 17 Modify the text per the proposed baseline:
- 18

This is not part of the base line

The following is a proposal to move some of the important shall's from Annex B to to 33.2.8.5.1 as required by the TDL above. The title was updated with "effective" to sync it with all the spec where it used. See lines 25-26.

19 **33.2.8.5.1 PSE PI pair-to-pair <u>effective</u> resistance and current unbalance**

20 Type 3 and Type 4 PSEs that operate over 4 pairs are subject to unbalance requirements This section describes

21 unbalance requirements for Type 3 and Type 4 PSEs that operate over 4-pair. The contribution of PSE PI

22 pair-to-pair effective resistance unbalance to the effective system end to end effective resistance unbalance, is

- specified by PSE maximum (RPSE_max) and minimum (RPSE_min) common mode effective resistance in the
- 24 powered pairs of same polarity. <u>See Figure 33-X1.</u>
- 25 <u>Effective resistances of RPSE_min and RPSE_max include the effects of VPort_PSE_diff_as specified in Table</u>
- 26 <u>33-18 and the PSE PI resistive elements. See definition and measurements in Annex 33B.</u>
- The PSE PI pair-to-pair effective resistance unbalance determined by RPSE_max and RPSE_min ensures that along with any other parts of the system, i.e. channel (cables and connectors) and the PD, the <u>pairset with the highest maximum pair</u> current including unbalance does not exceed ICon-2P-unb as defined in Table 33–18 during normal operating conditions. ICon-2P-unb is the current in the pairset with the highest current in the

31 case of maximum unbalance and will be higher than ICon/2. ICon-2P-unb applies for total channel common 32 mode pair resistance from 0.2 Ω to R_{Ch}. <u>R_{Ch} is specified in 33.1.3</u>.

- RPSE_max and RPSE_min are specified and measured under maximum PClass_PD load_sourcing conditions
 measured at the PD PI and over the V_{Port PSE-2P} operating range.
- 35
- The values of RPSE_max as <u>a function of RPSE_min</u> account for channel pair to pair unbalance and PD PI pair
 to pair unbalance at worst case unbalance conditions.
- **38** RPSE_min and RPSE_max for positive pairs are not necessarily the same values as for negative rail.
- 39
- 40

41 PSEs that comply with Equation 33-15 intrinsically meet unbalance requirements.

```
42 -Updates constants in Equation 33-15 as follows:
43 -Change in Equation 33-15 from "RPSE_max=" to "0<RPSE_max ≤..."</li>
```

44

45 46 $0 < R_{PSE_max} \leq \begin{cases} 2.182 \times R_{PSE_min} - 0.040 & for \quad Class \quad 5\\ 1.999 \times R_{PSE_min} - 0.040 & for \quad Class \quad 6\\ 1.904 \times R_{PSE_min} - 0.030 & for \quad Class \quad 7\\ 1.832 \times R_{PSE_min} - 0.030 & for \quad Class \quad 8 \end{cases}$ 33-15

47 48

49

50

51


52

where

- RPSE_max is, given RPSE_min, the highest allowable common mode effective resistance in the powered pairs of the same polarity.
 - RPSE_min is the lower PSE common mode effective resistance in the powered pairs of the same polarity.
- Common mode effective resistance is the resistance of the two wires and their components in a pair of thesame polarity connected in parallel.
- 55
- Figure 33-X1 illustrates the relationship between RPSE_max and RPSE_min effective resistances at the PSE PI
 as specified by Equation 33-15 and the rest of the end to end pair to pair effective resistance components.
- A PSE shall not source more than Icon-2P_unb min on any pair when connected to a load as shown in Figure
 33-X1, using values of Rload min and Rload max as specified in Table 33-X1.

60 Figure 33-X18-1 — PSE PI unbalance specification and E2EP2PRunb

61



- 66 RPSE_max, RPSE_min and ICon 2P unb shall be measured according to the tests described in the normative 67 Annex 33B.
- 68
- 69

62 63 64

65

- 70
- 71

- 72 The following method may be used RPSE min if the internal PSE circuits are not accessible or if the PSE is
- 73 using active or passive current balancing circuitry that results in a variable effective resistance to control
- 74 current unbalance. The current unbalance requirement shall be met for any pairs of the same polarity and with
- 75 the load resistances per Table 33B-1. A PSE which uses current balancing methods which effectively using
- lower R_{PSE max} than required by Equation 33-15 and meets Icon 2P unb requirements, by definition also 76
- 77 meets Equation (33-15).
- 78
- 79 Figure 33B–4 shows a verificationtest circuit for the current unbalance requirements measurement.
- 80 Other methods for measuring RPSE min and RPSE max are described in Annex B.
- 81
- 82 Icon 2P unb max and Equation 33-15 are specified for total channel common mode pair resistance Rchan-2P
- 83 from 0.2 Ω to 12.5 Ω and worst case unbalance contribution by a PD as specified by 33A.5. When the PSEs
- 84 optionally supporting is tested for channel common mode resistance less than 0.2 Ω (or if RChan is less than
- 85 0.1 Ω , See Figure 33A-X1, Figure 33-X1 and Figure 33-X2), i.e. $0 \Omega < \text{Rchan-2P} < 0.2 \Omega$, the PSE should meet
- 86 Icon 2P unb requirements shall be tested with when connected to (Rload min - 0.5x Rchan-2P) and (Rload max -0.5x Rchan-2P) to meet Icon 2P unb requirements and. The above can be met by using lower RPSE max and/or
- 87 88 higher RPSE min than required by Equation (33–15).
- 89 Lower RPSE_max than required by Equation (33-15) is obtained by using smaller constants a and/or higher
- 90 <u>**R**</u>_{PSE min} larger constant β in the equation R_{PSE max} = $\alpha \times R_{PSE min} + \beta$ (See Equation 33-15).

91 Move Figure 33B-4 to this location with the following marked updates.

92



- PSE PI PD PI Channel PD Rload min i1 RPair PD min Rehund min i2 Rchunb max RPair_PD_max Adjust for ા fo Jiass_PD the PD P' Rload max PSE PI Rload min i3 Rchunb_min RPair_PD_min i4 Rchunb max RPair_PD_max Rload max Figure 33-X2B-
- 93 94

-4—Current unbalance test-verification circuit

- 95
- 96 The current unbalance test-verification circuit is shown in Figure 33-X2. The evaluation method is described 97 below:
- 98 1) Use Rload_min and Rload_max from Table $33 \times 1B^{-1}$ for Rload at low channel resistance conditions.
- 99 2) With the PSE powered on, adjust the load to Pclass PD.
- 100 3) Measure I1. I2. I3 and I4.
- 101 4) Swap Rload max, Rload min, repeat steps 1-2 and 23.
- 102 5) Repeat for I₃. I₄.
- 103 65) Verify that the current in any pair each case does not exceed Icon-2P unb minimum in Table 33–18.
- 104 76) Repeat steps 12-5-6 for Rload min and Rload max from Table 33-X1B-1 for Rload at high channel
- 105 resistance conditions.
- 106

107 -Add to Yair TDL to specify value tolerance and final significant digits of the

108 resistance values since Table 33-X1 values are actual resistors in the test model

and the objective is to set lcon-2P_unb accuracy to +/-5mA/TBD with the final

110 significant bits.

111

PSE Class	R <u>chunb</u> CH_min, [Ω]	R <u>chunb</u> CH_max, [Ω]	RPair_PD_min, [Ω]	RPair_PD_max, [Ω]	Rload_min, [Ω]	Rload_max, [Ω]	Additional Information
5			<u>0.641</u> 0.636	<u>1.524</u> 1.528	<u>0.728</u> 0.723	<u>1.624</u> 1.628	Rload is at low
6			<u>0.541</u> 0.536	<u>1.187</u> 1.189	<u>0.628</u> 0.623	<u>1.288</u> 1.289	channel
7	0.087	0.1	<u>0.486</u> 0.503	<u>1.020</u> 0.99	<u>0.573</u> 0.59	<u>1.121</u> 1.09	resistance conditions.
8		<u>0.101</u>	<u>0.441</u> 0.457	<u>0.896<mark>0.875</mark></u>	<u>0.529</u> 0.544	<u>0.996<mark>0.975</mark></u>	$\frac{All}{resistances}$ within ±1% range.
5			<u>0.708</u>	<u>1.031</u>	<u>6.113</u> 5.92	<u>7.281</u> 7.19	Rload is at high
6	5.405	<u>6.250</u>	<u>0.567</u>	<u>0.826</u>	<u>5.972</u> 5.78	<u>7.076</u> 7	channel
7			<u>0.494</u>	<u>0.720</u>	<u>5.898</u> 5.71	<u>6.970</u> 6.87	resistance conditions
8			<u>0.432</u>	<u>0.630</u>	<u>5.8375.65</u>	<u>6.8826.79</u>	$\frac{All}{resistances}$ within ±1% range.

112 Table 33B-1X1—Rload_max and Rload_min requirements

113

Table <u>33-X1</u> specify the values of Rload_min and Rload_max components according to Equations
33-15B and Equation 33-15C. The values of RPair_PD_min and RPair_PD_max are given to allow
calculations and measurement of PClass PD at the PD PI.

-15B) ne same o_min
ne same
<u>min</u>
he
<u>1e</u>
the
<u>he</u>
the
<u>ime</u>
<u>ame</u>

144 33A.3 Intra pair resistance unbalance

145 Make the following changes:

- 146 Operation for all PSE and PD Types requires that the resistance unbalance be 3% or less. Resistance
- 147 unbalance is a measure of the difference between the two conductors of a twisted pair in the 100 Ω balanced
- 148 cabling system. Resistance unbalance is defined as in Equation (33A-1): $\left[\left(R \max - R \min\right) \times 100\right]$ 149

 $(R \max + R \min)$

(33A-1)

- 150 where
- 151 Rmax is the resistance of the pair conductor with the highest resistance 152 Rmin is the resistance of the pair conductor with the lowest resistance. Common mode resistance is 153 the resistance of the two wires in a pair (including connectors), connected in parallel. 154

155 33A.4 Pair-to-pair channel resistance unbalance requirement for 4-pair operation

156 Make the following changes:

157 Operation using 4-pair requires the specification of resistance unbalance between each two pairs of the

- 158 channel, not greater than 100 milliohm or resistance unbalance of 7% whichever is a greater unbalance.
- 159 Resistance unbalance between the channel pairs is a measure of the difference of resistance of the common


160 mode pairs of conductors used for power delivery. Channel pair-to-pair resistance unbalance is defined by

- 161 Equation (33A-2).
- 162 The resistance of the common mode pairs of conductors and connectors RCH-min-Rchunb min and
- 163 RCH max Rchunb max are described by Figure 33A-XX.
- 164

Not part of the baseline

Figure 33A-XX was added to differentiate between Reh term used from PSE PI to PD PI and back and the channel resistance of pair of wires and their connectors from PSE PI to PD PI (one way) when they are unbalanced are used in this Annex and all related P2Punb clauses

165 Add Figure 33A-X1



- 167 Figure 33A-X1 – Common mode Pair-to-pair channel resistance unbalance
- 168

166

Replace Rch_max and Rch_min with Rchunb_min and Rchunb_max as follows. 169

170	$\left\{\frac{(Rchunb_max-Rchunb_min)}{(Rchunb_max-Rchunb_min)} \times 100\right\}$	(33A-2)
	$\left(\frac{Rchunb_max+Rchunb_min}{8}\right)^{100}$	()

171 Channel pair-to-pair resistance difference is defined by Equation (33A–3):

172	$\{Rchunb_max-Rchunb_min\}$	(33A-3)
173	where	
174	Reh_max Rchunb_max	is the sum of channel pair elements components with highest common
175		mode resistance from PSE PI to PD PI.
176		
177	Reh_min Rchunb_min	_is the sum of channel pair <u>components</u> elements with lowest common
178		mode resistance from PSE PI to PD PI. Common mode resistance is the
179		resistance of the two wires in a pair (including connectors), connected in
180		parallel.
181	Common mode resistance is the re	sistance of the two wires in a pair (including connectors), connected in
182	parallel.	

183 Annex 33B

This is not part of the baseline

The important shalls moved from Annex B to PSE PI unbalance section in 33.2.8.5.1 and Annex 33B was updated accordingly.

184 (normative Informative) Insert Annex 33B after Annex 33A as follows:

185 **PSE PI pair-to-pair resistance/current unbalance**

186 **33B.1 Introduction**

- 187 End to end pair-to-pair resistance/current unbalance (E2EP2PRunb) refers to current differences in powered
- pairs of the same polarity. Current unbalance can occur in positive and negative powered pairs when a PSEuses all four pairs to deliver power to a PD.
- Current unbalance requirements (RPSE_min, RPSE_max and Icon-2P_unb) of a PSE shall be is met with
 Rload_max and Rload_min as specified by in Table 33B-1.
- 192 A compliant unbalanced load, Rload min and Rload max consists of the channel (cables and connectors), and
- 193 PD effective resistances, including the effects (or influence) of PSE PI effective resistance as a function of 194 the system end-to-end unbalance.
- 195

This is not part of the baseline The following part was moved to 33.2.8.5.1

196

- 197 Icon_2P_unb max and Equation 33-15 are specified for total channel common mode pair resistance R_{Ch-2P}
- **198** from 0.2Ω to 12.5Ω and worst case unbalance contribution by a PD as specified by 33A.5. When the PSE is
- 199 tested for channel common mode resistance less than 0.2Ω , i.e. $0 \Omega < \text{R}_{\text{chan}-2P} < 0.2 \Omega$, the PSE shall be
- tested with (Rload_min 0.5xRchan 2P) and (Rload_max 0.5xRchan 2P) to meet Icon_2P_unb requirements and
 using lower Rpse max than required by Equation (33 15).
- Lower Rpse_max than required by Equation (33–15) is obtained by using smaller constants α and larger
- 203 constant β in the equation $R_{PSE-max} = \alpha \times R_{PSE-min} + \beta$.

Equation (33–15) is described in 33.2.8.5.1, specified for the PSE, assures that E2EP2PRunb will be met in the presence of all compliant, unbalanced loads (Rload min and Rload max) attached to the PSE PI.

Figure 33-X1B-1 illustrates the relationship between effective resistances at the PSE PI as specified by

- Equation (33–15) and Rload_min and Rload_max as specified in Table 33B-1.
- 208 There are three two alternate verification test methods for RPSE_max and RPSE_min and determining
- conformance to Equation (33–15) and to Icon-2P_unb.
- 210
- Measurement methods to determine RPSE_max and RPSE_min and Icon-2P_unb are defined in 33B.1, and
 33B.2., and 33B.3.
- 213

214 Delete Figure 33B-1. It was updated and moved to 33.2.8.5.1

- 215 Delete Table 33B-1. It was updated and moved to 33.2.8.5.1
- 216

217 Figure 33B-1—PSE PI unbalance specification and E2EP2PRunb

218

219 Table 33B-1—Rload_max and Rload_min requirements

PSE Class	RCH_min, [<u>Ω]</u>	RCH_max, [<u>Ω]</u>	RPair_PD_min, [<u>Ω]</u>	RPair_PD_max, [<u>Ω]</u>	Rload_min, [<u>Ω]</u>	Rload_max, [<u>Ω]</u>	Additional Information
5	0.087	0.1	0.636	1.528	0.723	1.628	
6	0.087	0.1	0.536	1.189	0.623	1.289	Rload is at low channel
7	0.087	0.1	0.503	0.99	0.59	1.09	resistance conditions
8	0.087	0.1	0.457	0.875	0.5 44	0.975	
5					5.92	7.19	
6					5.78	7	Rload is at high channel
7					5.71	6.87	resistance conditions
8					5.65	6.79	

220

221222 33B.2 Direct RPSE measurement

223 If there is access to internal circuits, effective resistance may be determined by sourcing current in each path


224 corresponding to maximum PClass operation, and measuring the voltage across all components that contribute

to the effective resistance, including circuit board traces and all components passing current to the PSE PI

226 output connection. The effective resistance is the measured voltage Veff, divided by the current through the

path e.g. the effective value of RPSE_min for i1 is RPSE_min =Veff1/i1 as shown in Figure33B-2.

228 Update Figure 33B-2 as follows:



230

Figure 33B-2—Direct measurements of effective RPSE_max and RPSE_min

231 33B.3 Effective resistance Rpse measurement



235

236 Figure 33B-3 shows a possible test verification circuit for effective resistance measurements on a PSE port for

evaluating conformance to Equation (33–15) if the internal circuits are not accessible. In Figure 33B-3, the

positive pairs of the same polarity are shown as an example. The same concept applies to the negative pairs.








Figure 33B-3 – Effective resistance testverification circuit

241	The Effective Resistance verification Test Procedure is described below:
242	

242	
243	1) With the PSE powered on, set the following current values
244	a. 10 mA < I2 < 50 mA
245	b. $I1 = 0.5 \times (Pmax/Vport) - I2$
246	2) Measure Vdiff.
247	3) Reduce I1 by 20% (=I1'). Ensure I2 remains unchanged.
248	4) Measure Vdiff' in the same mannar as $V_{diff.}$
249	5) Calculate Reff1: Reff1 = $[(Vdiff) - (Vdiff')] / (I1 - I1')$
250	7) Repeat procedure for Reff2, with I1, I2 values swapped.
251	8) Repeat procedure for Reff3, Reff4.
252	9) Evaluate compliance of Reff1 and Reff2 with Equation (33-15). Evaluate compliance of Reff3 and
253	Reff4 with Equation (33–15).
254	The effective resistance verification test method applies to the general case. If pair-to-pair balance is actively
255	controlled in a manner that changes effective resistance to achieve balance, then the current unbalance
256	measurement method described in 33,2,8,5,1,33,R,4 shall be is used

257

256 measurement method described in <u>33.2.8.5.1</u> <u>33B.4 shall be is</u> used.

33B.4 was moved to 33.2.8.5.1 per the TDL

259

260 Update Table 33-18 item 5, Icon-2P_unb page 118 lines 50 and 51:

261 Class 7: Change from 777mA to 781mA

262	Class 8: Change from 925mA to 932mA
263	
264	
265	
	END OF BASELINE
266	
267	


268 Annex A: 4-pairs spice simulation model parameters used to specify

269 IEEE802.3bt D2.2 requirements.

The following values of the 4-pair model where used to set the specification requirements of the PSE PI and the PD PI

271	L unbalan	ce requi	remenrs as a function	of the total system end	to end pair to pair effective resistance/current unbalance.
#	Parameter	Units	Class 5-6	Class 7-8	Notes

#	Parameter	Units	Class 5-6		Class 7-8		Notes
			Min	Max	Min	Max	
1	Vpse	Vdc	50.31		52.31		PSE voltage source, no load voltage
2	Ppd	W	40, 51				PD input power measured at the PD PI
3	Ppd	W	59.7		89.4		PD input power measured at the PD PI
	extended						
	power						
4	Lcable	m	2.65	100	2.65	100	Cable and cordage legth.
5	Diode	-	10		10		Diode simulation parameter. Set the PD Vdiff compare to the diode in the pair with
	AREA2						minimum resistance that is set to AREA=1. As a result, PD Vdiff is set to Vdiff=(n*K*T/q)*LN(Is2/Is1) while Is2=Is1 (same diodes
							only AREA parameter is changed). As a result, AREA2/AREA1 sets PD Vdiff. For
							AREA2=10 we will get PD Vdiff =60mV measured at IF=10mA (PD Vdiff is the pair to
							pair PD voltage difference casued by the forward voltage difference between two
							diodes on pairs of the same polarity. PD Vdiff is determined at low current (few mA range). When current increase the effect of PD Vdiff on the PD contribution to its PI
							unbalance and to the total system unbalance is reduced. The use of diodes with
							higher Vdiff, will increase the PD unbalance at high currents. Therefore a limit of
							60mV for PD Vdiff was set at 10mA.
	Diode	-	1		1		Diode simulation parameter set to AREA 1. This diode is located at the pair
	AREA1						with maximum resistance.
	Cordage Resistivity	Ω/m	0.0926		0.0926		Used for short channel length with Lacble =2.65m simulations
	Cable resistivity	Ω/m	0.074		0.074		Used for short channel length with Lacble =2.65m simulations
	Nuber of	-	0		0		Used for short channel length with Lacble =2.65m simulations
	connectors						
	Cordage	Ω/m	0.123	Ω	0.123		Used for long channel length with Lacble =100m simulations
	Resistivity						
	Cable	Ω/m	0.123	Ω	0.123		Used for long channel length with Lacble =100m simulations
	resistivity		_				
	Nuber of	-	4		4		Used for long channel length with Lacble =100m simulations
	connectors Minimum	Ω	-a*8*1.coh	lo*(0.1*co	dago rocistiv	/ity+0.9*cabl	1 st wire of the pair withminimum resistance
	Channel	52	e_resistivit				α =(1-pair_Runb)/(1+pair_Runb)=0.96. Pair_Runb=0.02.
	Resistance		-	.,	-		$\beta = (1-pair2p_Runb)/(1+pair2p_Runb)=0.9$. Pair2p_Runb=0.05 for IEEE802.3bt D2.1
	wire 1						and was changed to β =(1-pair2p_Runb)/(1+pair2p_Runb)=0.8867.
							Pair2p_Runb=0.06 to ensure total channel pair to pair resistance unbalance of 7%
							per Annex 33A.4. Wire length is measured from PSE PI to PD PI (not round loop).
							Each pair of the same polarity has two wires (wire 1 and wire 2) are connected in
							parallel and form common mode resistance of that pair.
							In the positive pairs, we have two pairs with the same voltage polarity, the 1^{st} pair
							is set to minum resistance and the 2^{nd} pair is set to maximum resistance.
\vdash	Minimum	Ω	=β*l cable*	(0.1*corda	ge_resistivity	(+0.9*cable	The same applies to the negative pairs.
	Channel	22	resistivity)	-		5.5 GUNC_	
	Resistance		,,,				
	wire 2						
	Maximum		Lcable*(0	.1*cordag	e resistivity	/+0.9*cable	
	Channel		_resistivit	-	- '		
	Resistance						
	wire 1 and						
	wire 2				1		
	PSE Vdiff	mV	10		10		
	Rt	Ω	0.12	0.13	0.12	0.13	Transformer winding resistance
\vdash	Rconn	Ω	0.03	0.05	0.03	0.05	Connector resistance
\vdash	Rdson	Ω	0.07	0.1	0.07	0.1	
	Rsense	Ω	0.0225	0.25	0.0225	0.25	



Simulation results on the positive pairs Done for IEEE802.3bt D2.2 for reference. 276

2	7	7	

Cable Length (m)	2.65m	100m	Spec in D2.2	Notes
Cable max wire resistance (Ω)	0.2	12.5		
Number of connectors	0	4		
PSE Vdiff (mV)	10	10		
PD Vdiff (mV)	60	60		
Pair with maximum current	lmax,	lmax,	Imax=Icont_2P_u	Positive pairs
(mA) on (I(R41))			nb	
Class 5	547.07	483.86	550(*)	Maximum current is at short cable length.
Class 6	678.65	638.83	682(*)	Maximum current is at short cable length.
Class 7	780.85	764.43	781(**)	Maximum current is at short cable length.Different from D2.1 results (maximum current was at long cable) due to different model parameters values that was updated at D2.1 meeting.
Class 8	911.62	911.61(*)	931(***)	Maximum current is at long cable length.

) (Spec was changed in D2.2 for class 7 to update per the updated sim results. 279

(**) Spec was changed in D2.2 for class 8 to allow PD margin for Extended Class 8 use case. D2.1 spec was 925mA.

281

Annex B – Calculating RPSE_min from Equation 33-15

- 283
- **284** RPSE_max is a function of RPSE_min according to Equation 33-15 structure RPSE_max = α * RPSE_min + β .
- In addition we need to ensure that RPSE_max> RPSE_min and Rpse_max>0.
- 286 $R_{PSE \max} \le \alpha \cdot RPSE \min + \beta$ Equation 33-15 in IEEE802.3bt D2.2
- 287 Change Equation 33-15 in D2.3 to:
- $288 \qquad 0 < R_{PSE \max} \le \alpha \cdot RPSE _ \min + \beta$
- 289