

Comment (#161, #191, #192, #193, #404, #405):

The names of the

-variables in the state machines in clause 145.5

-TLV fields in clause 79

-atributes in clause 30 and 79

Where updated per the following Table for for accuracy ease of readability and preventing confusion regarding what belongs to PSE and what belongs to PD.

-In the single-signatur-e case the state machine variables that are used in the PSE and in the PD are mapped from the same atributes. As a result, using atributes names in the dual-signature case with “Mode” or “Alt” sufux will create confusion.

See **Table 145–39—Attribute to state diagram variable cross-reference** for single-signature and **Table 145–40—Attribute to state diagram variable cross-reference** for dual-signature case for examples.

#	Subject	Single-signature example	Dual-Signature example
	PSE		
1	Physical layer state machine variable	pse_power_update	pse_power_update_pri pse_power_update_sec
2	DLL state machine variable e.g. 1	PSEAllocatedPowerValue	PSEAllocatedPowerValue_Alt(X)
3	DLL state machine variable e.g. 2	PDRequestedPowerValueEcho	PDRequestedPowerValueEcho_Alt(X)
4	Attribute name e.g. 1	aLldpXdot3LocPSEAllocatedPowerValue	aLldpXdot3LocPSEAllocatedPowerValueA aLldpXdot3LocPSEAllocatedPowerValueB
5	Attribute name e.g. 2	aLldpXdot3LocPDRequestedPowerValue	aLldpXdot3LocPDRequestedPowerValueA aLldpXdot3LocPDRequestedPowerValueB
6	Filed name embedded in a text.	e.g. “The copy of the PSE Allocated Power Value field in the power via MDI TLV...”	e.g. “The copy of the PSE Allocated Power Value field for Alternative (X) in the power via MDI TLV...” “...”

#	Subject	Single-signature example	Dual-Signature example
	PD		
1	Physical layer state machine variable	pd_undefined	pd_undefined_mode(X)
2	DLL state machine variable e.g. 1	MirroredPDRequestedPowerValueEcho	MirroredPDRequestedPowerValueEcho_mode(X)
3	DLL state machine variable e.g. 2	PSEAllocatedPowerValue	PSEAllocatedPowerValue_mode(X)
4	Attribute name e.g. 1	aLldpXdot3RemPSEAllocatedPowerValue	aLldpXdot3RemPSEAllocatedPowerValueA aLldpXdot3RemPSEAllocatedPowerValueB
5	Attribute name e.g. 2	aLldpXdot3LocPSEAllocatedPowerValue	aLldpXdot3LocPSEAllocatedPowerValueA aLldpXdot3LocPSEAllocatedPowerValueB
6	Filed name embedded in a text.	e.g. “The copy of the PD Requested Power Value field in the Power Via MDI TLV...”	e.g. “The copy of the PD Requested Power Value field for mode(X) in the Power Via MDI TLV...”

The following concept was evaluated in order to decide how to fill in the following TLVs field for single and dual-signature PDs:

#	PSE Type	Operating over	Connected to a PD	TLV field		
				Y	A	B
				pd_requested_power pse_allocated_power	pd_req_power_mode(A) pse_allocated_power_Alt(A)	pd_req_power_mode(B) pse_allocated_power_Alt(B)
1	3/4	4-pairs	SS	1-999	0	0
2	3/4	2-pairs	SS	1-999	0	0
3	3/4	4-pairs	DS	1-999	1-499	1-499
	3/4	4-pairs with time delay until the 2 nd mode is active too	DS	1-999	1-499	1-499
4	3/4	2-pairs	DS	1-499	1-499 if this mode/Alt is active. If not set to value 0.	1-499 if this mode/Alt is active. If not set to value 0.
4*	1/2	2-pairs	DS	1-499	1-499 if this mode/Alt is active. If not set to value 0.	1-499 if this mode/Alt is active. If not set to value 0.

Case #3: The value of column Y=A+B.

Case #4: The value of Y=A or Y=B pending the active pairs.

(*) Legacy PSE shall not use the new Type 3,4 TLV. They may support the measurement TLV addition.

So rules are:

PD:

- Single-signature => use single-sig fields

- Dual-signature connected to a PSE operating over 2-pairs => provide the sum of the dual-signature fields on the single-sig field and the active mode/Alt(X)

- Dual-signature connected to Type 3/4 PSEs operating over 4-pairs => use dual-sig fields and provide the sum of the dual-signature fields in the single-signature field. This is essential the same as the 2P rule.

PSE

- PSE connected to single-sig => use single-sig field

- PSE that did not do connection check (2-pair PSE) => provide the sum of the dual-signature fields in the SS field and, provide active mode/Alt(x) and 0-fill the inactive dual-signature field.

- PSE connected to dual-sig => use dual-sig fields and the single-signature field will be equal to A + B of the dual-signature fields.

Comment:

The following items need to be update:

(1) 79.3.2.5, 79.3.2.6, 79.3.2.6a, 79.3.2.6b, 79.3.2.6c, 79.3.2.6c.1, 79.3.2.6c.2, 79.3.2.6c.3, 79.3.2.6c.4, 79.3.2.6d, 79.3.2.6d.1.

The content of some of the items above are for a dual-signature but it doesn't say it.

(2) Table 79-6b number is incorrect and was replaced with **Table 79-6X2**.

(3) In the following sections and Tables we need to correct the links:

79.3.2.6d.2 PD 4PID

79.3.2.6d.3 PD Load

Suggested Remedy:

BASELINE STARTS HERE

- 1. On page 63, line 50, at the end of the paragraph add,
“Type 1 and Type 2 devices shall not support the Type 3 and Type 4 extension.”*
- 2. Make the following changes:*

79.3.2.5 PD requested power value

The PD requested power value field shall contain the PD requested power value defined in Table 79–5, for Type 3 and Type 4 single-signature PDs, and Type 1 and Type 2 PDs. The fields for PD requested power value shall be set to the sum of PD requested power value Mode A and PD requested power value Mode B in Table 79-6a, for Type 3 and Type 4 Dual-signature PDs.

~~The PD requested power value field shall contain the PD’s requested power value defined in Table 79–5. For Type 3 and Type 4 devices, the value should be (PD requested power value Mode A + PD requested power value Mode B).~~

“PD requested power value” is the maximum input average power (see 33.3.8.2 and 145.3.8.2) the PD ~~wants to~~ may draw.

“PD requested power value” is the power value at the ~~input to the~~ PD’s PI.

Table 79–5—PD requested power value field

Bit	Function	Value/meaning
15:0	PD requested power value	Power = 0.1 × (decimal value of bits) Watts. Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 255 999.

79.3.2.6 PSE allocated power value

The PSE allocated power value field shall contain the PSE allocated power value defined in Table 79-6 for PSEs supporting single-signature PDs and Type 1 and Type 2 PDs.

The sum of the PSE allocated power value Alternative A field and the PSE allocated power value Alternative B field shall be provided in the PSE allocated power value field for a dual-signature PD for Type 3 and Type 4 PSEs. The sum of the PSE allocated power value Alternative A field and the PSE allocated power value Alternative B field may be provided in the PSE allocated power value field for a dual-signature PD for Type 1 and Type 2 PSEs.

~~The PSE allocated power value field shall contain the PSE’s allocated power value defined in Table 79–6. For Type 3 and Type 4 devices, the value should be (PSE allocated power value Alternative A + PSE allocated power value Alternative B).~~

“PSE allocated power value” is the maximum input average power (see 33.3.8.2 and 145.3.8.2) the PSE expects the PD to draw. “PSE allocated power value” is the power at the ~~input to the~~ PD’s PI. The PSE uses this value to compute PClass defined in 33.2.7 and 145.2.7.

Table 79–6—PSE allocated power value field

Bit	Function	Value/meaning
15:0	PSE allocated power value	Power = 0.1 × (decimal value of bits) Watts. Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 255 999.

79.3.2.6a **Dual-signature PD requested power value Mode A and Mode B**

The “Dual-signature PD requested power value Mode A and Mode B” fields shall contain the PD requested power value defined in Table 79–6a for mode A and for mode B of a dual-signature PD.

If mode (X) is non-active while the other mode is active, the inactive PD requested power value Mode (X) field value shall be set to 0.

The fields for PD requested power value Mode A and PD requested power value Mode B in Table 79-6a shall be set to value 0, for Type 3 and Type 4 single-signature PDs.

~~The PD requested power value field shall contain the PD’s requested power value defined in Table 79–6a. For Type 3 and Type 4, the value should be (PD requested power value Mode A + PD requested power value Mode B). For Type 3 and Type 4, the PD requested power field defined in Table 79.3.2.5 is the sum of the PD requested power values defined in Table 79–6a.~~

3. Change in Table 79-6a in the Function column:

from “PD requested power value Mode A” to “Dual-signature PD requested power value Mode A”

4. Change in Table 79-6a in the Function column:

from “PD requested power value Mode B” to “Dual-signature PD requested power value Mode B”

5. Change Table 79-6a title :

From “Table 79–6a—PD requested power value field for Mode A and Mode B”

To: “Table 79–6a—Dual-signature PD requested power value Mode A and Mode B field”

Table 79–6a—PD requested power value field for Mode A and Mode B

Bit	Function	Value/meaning
15:0	PD requested power value Mode A	Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 499.
15:0	PD requested power value Mode B	Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 499.

~~The value for the Mode A field should be (PD requested power value—PD requested power value Mode B). The value for the Mode B field should be (PD requested power value—PD requested power value Mode A).~~

“Dual-signature PD requested power value Mode A” and “Dual-signature PD requested power value Mode B” are the maximum input average power levels (see 145.3.8.2) the PD ~~wants to may~~ draw for the respective pairset. “Dual-signature PD requested power value Mode A” and “Dual-signature PD requested power value Mode B” are the power values at ~~the input to~~ the PD’s PI. Type 1, Type 2, and single-signature Type 3 and Type 4 PDs, place 0 in the “Dual-signature PD requested power value Mode A” and “Dual-signature PD requested power value Mode B field”.

79.3.2.6b **PSE allocated power value Alternative A and Alternative B**

The PSE allocated power value Alternative A field and the PSE allocated power value Alternative B field shall contain the values in Table 79-6b for Type 3 and Type 4 PSEs operating over both pairsets when supporting a dual-signature PD.

~~The PSE allocated power value field Alternative A and the PSE allocated power value field Alternative A shall contain the PSE’s allocated power value for Alternative A and Alternative B respectively, defined in Table 79–6b. For Type 3 and Type 4, the PSE allocated power value field defined in Table 79.3.2.5 is the sum of the PSE allocated power values defined in Table 79–6b.~~

~~The value for the Alternative A field should be (PSE allocated power value—PSE allocated power value Alternative B). The value for the Alternative B field should be (PSE allocated power value—PSE allocated power value Alternative A).~~

“PSE allocated power value Alternative A” and “PSE allocated power value Alternative B” are the maximum input average power levels (see 145.3.8.2) the PSE expects the [connected dual-signature](#) PD to draw on the respective Alternatives. “PSE allocated power value Alternative A” and “PSE allocated power value Alternative B” are the power levels at ~~the input to the~~ [dual-signature](#) PD’s PI. The PSE uses this value to compute PClass-2P defined in 145.2.7. [A PSE providing power to a Type 1, Type 2, and single-signature Type 3 and Type 4 PD, place 0 in the “PSE allocated power value Alternative A” and “PSE allocated power value Alternative B” fields.](#)

[The fields for PSE allocated power value Alternative A and PSE allocated power value Alternative B in Table 79-6b shall be set to value 0, for PSEs supporting single-signature PDs.](#)

6. Change Table 79-6b title :

From “Table 79–6b—PSE allocate power value field for Alternative A and Alternative B”

To: “Table 79–6b—PSE allocate power value Alternative A and Alternative B field”

Table 79–6b—PSE allocated power value field for Alternative A and Alternative B

Bit	Function	Value/meaning
15:0	PSE allocated power value Alternative A	Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 499.
15:0	PSE allocated power value Alternative B	Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 499.

79.3.2.6c Power status

7. Make the following changes.

-To renumber the subclause numbers and the related Table numbers per the [YELLOW marker](#) and make the correct links.

-Replace Table 79-6a with [Table 79-6X1](#) in the following sections and Tables:

-Table 79–6a—Power status field

-79.3.2.6c Power status

The power status field shall contain the PSE's bit-map of the PSE power pair and PSE or PD power class, defined in ~~Table 79–6a~~ [Table 79-6X1](#), and is reported for the device generating the TLV.

79.3.2.6c.1 PSE power pairsx

The PSE power pairsx field shall contain an integer value for PSE power pairs defined by 145.2.4. A TLV generated by a PD shall set the field to 00.

79.3.2.6c.2 [Dual-signature](#) Power Classx Mode A

When the power ~~type-typex~~ is PD this field shall be set to the requested Class of the [dual-signature](#) PD for Mode A during Physical Layer Classification as defined in 145.3.6. When the power type is PSE [and the PSE is connected to a dual-signature PD](#), this field shall be set to the PSEs assigned Class for Alternative A as defined in 145.2.7. PSEs connected to a [Type 1, Type 2 or](#) single-signature PD ~~and single-signature PDs~~ set this field to value 0.

79.3.2.6c.3 Power Classx Mode B

When the power ~~type-typex~~ is PD this field shall be set to the requested Class of the [dual-signature](#) PD for Mode B during Physical Layer Classification as defined in 145.3.6. When the power type is PSE [and the PSE is connected to a dual-signature PD](#), this field shall be set to the PSEs assigned Class for Alternative B as defined in 145.2.7. PSEs connected to a [Type 1, Type 2, or](#) single-signature PD ~~and single-signature PDs~~ set this field to value 0.

79.3.2.6c.4 Power Classx

When the power ~~type-typex~~ is [for a single-signature PD or Type 1 and Type 2 PD](#), this field shall be set to the requested Class of the PD during Physical Layer Classification as defined in 145.3.6. When the power type is PSE this field shall be set to the PSEs assigned Class as defined in 145.2.7. PSEs connected to a dual-signature PD and [PSEs connected to a dual-](#)

signature PD and dual-signature PDs set this field to the power class indicated by the total power indicated by Power Classx Mode A and Power Classx Mode B. ~~dual-signature PDs set this field to value 15.~~

79.3.2.6d System setup

The System setup field shall contain the device bit-map of the Power ~~type~~typex, PD 4PID, and PD Load defined in [Table 79-6X2](#) ~~Table 79-6b~~ and is reported for the device generating the TLV. The value of the System setup field transmitted by a PSE is undefined.

79.3.2.6d.1 Power typex

This field shall be set according to [Table 79-6X2](#) ~~Table 79-6b~~.

8. Replace Table 79-6b with [Table 79-6X2](#) in the following sections and Tables and make the correct links:

79.3.2.6d.2 PD 4PID

79.3.2.6d.3 PD Load

Table 79-6b—System setup field

[Table 79-6X1](#) ~~Table 79-6a~~—Power status field

9. Change in Table 79-6b in the Function column:
from “Power Classx Mode A”

to “Dual-signature Power Classx Mode A”

10. Change in Table 79-6b in the Function column:

from “Power Classx Mode B” to “Dual-signature Power Classx Mode B”

Bit	Function	Value/meaning
15:13	Reserved	Transmit as zero. Ignore on receive.
12:11	PSE power pairsx	$\begin{matrix} \bar{6} & \bar{5} \\ 1 & 1 \end{matrix}$ = Both Alternatives $\begin{matrix} 1 & 0 \end{matrix}$ = Alternative B $\begin{matrix} 0 & 1 \end{matrix}$ = Alternative A $\begin{matrix} 0 & 0 \end{matrix}$ = Reserved/Ignore
10	Reserved	Transmit as zero. Ignore on receive.
9:7	Power Classx Mode A	$\begin{matrix} \bar{9} & \bar{8} & \bar{7} \\ 1 & 1 & 1 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 1 & 0 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 0 & 1 \end{matrix}$ = Class 5 $\begin{matrix} 1 & 0 & 0 \end{matrix}$ = Class 4 $\begin{matrix} 0 & 1 & 1 \end{matrix}$ = Class 3 $\begin{matrix} 0 & 1 & 0 \end{matrix}$ = Class 2 $\begin{matrix} 0 & 0 & 1 \end{matrix}$ = Class 1 $\begin{matrix} 0 & 0 & 0 \end{matrix}$ = Single-signature PD
6:4	Power Classx Mode B	$\begin{matrix} \bar{6} & \bar{5} & \bar{4} \\ 1 & 1 & 1 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 1 & 0 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 0 & 1 \end{matrix}$ = Class 5 $\begin{matrix} 1 & 0 & 0 \end{matrix}$ = Class 4 $\begin{matrix} 0 & 1 & 1 \end{matrix}$ = Class 3 $\begin{matrix} 0 & 1 & 0 \end{matrix}$ = Class 2 $\begin{matrix} 0 & 0 & 1 \end{matrix}$ = Class 1 $\begin{matrix} 0 & 0 & 0 \end{matrix}$ = Single-signature PD
3:0	Power Classx	$\begin{matrix} \bar{3} & \bar{2} & \bar{1} & \bar{0} \\ 1 & 1 & 1 & 1 \end{matrix}$ = Dual-signature PD $\begin{matrix} 1 & 1 & 1 & 0 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 1 & 0 & 1 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 1 & 0 & 0 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 0 & 1 & 1 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 0 & 1 & 0 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 0 & 0 & 1 \end{matrix}$ = Reserved/Ignore $\begin{matrix} 1 & 0 & 0 & 0 \end{matrix}$ = Class 8 $\begin{matrix} 0 & 1 & 1 & 1 \end{matrix}$ = Class 7 $\begin{matrix} 0 & 1 & 1 & 0 \end{matrix}$ = Class 6 $\begin{matrix} 0 & 1 & 0 & 1 \end{matrix}$ = Class 5 $\begin{matrix} 0 & 1 & 0 & 0 \end{matrix}$ = Class 4 $\begin{matrix} 0 & 0 & 1 & 1 \end{matrix}$ = Class 3 $\begin{matrix} 0 & 0 & 1 & 0 \end{matrix}$ = Class 2 $\begin{matrix} 0 & 0 & 0 & 1 \end{matrix}$ = Class 1 $\begin{matrix} 0 & 0 & 0 & 0 \end{matrix}$ = Class 0

Table 79-6X2 ~~Table 79-6b~~—System setup field

Table 79-6b—System setup field

Bit	Function	Value/meaning
7:4	Power type	<div> <div> <div>7</div> <div>6</div> <div>5</div> <div>4</div> </div> <div> <div>1</div> <div>1</div> <div>1</div> <div>1</div> </div> <div> <div>= Type 4 dual-signature PD</div> </div> </div> <div> <div>1</div> <div>1</div> <div>1</div> <div>0</div> </div> <div> <div>= Reserved/ignore</div> </div> <div> <div>1</div> <div>1</div> <div>0</div> <div>1</div> </div> <div> <div>= Type 3 dual-signature PD</div> </div> <div> <div>1</div> <div>1</div> <div>0</div> <div>0</div> </div> <div> <div>= Reserved/ignore</div> </div> <div> <div>1</div> <div>0</div> <div>1</div> <div>1</div> </div> <div> <div>= Reserved/ignore</div> </div> <div> <div>1</div> <div>0</div> <div>1</div> <div>0</div> </div> <div> <div>= Reserved/ignore</div> </div> <div> <div>1</div> <div>0</div> <div>0</div> <div>1</div> </div> <div> <div>= Type 4 single-signature PD</div> </div> <div> <div>1</div> <div>0</div> <div>0</div> <div>0</div> </div> <div> <div>= Type 4 PSE</div> </div> <div> <div>0</div> <div>1</div> <div>1</div> <div>1</div> </div> <div> <div>= Type 3 single-signature PD</div> </div> <div> <div>0</div> <div>1</div> <div>1</div> <div>0</div> </div> <div> <div>= Type 3 PSE</div> </div> <div> <div>0</div> <div>1</div> <div>0</div> <div>1</div> </div> <div> <div>= Type 2 PD</div> </div> <div> <div>0</div> <div>1</div> <div>0</div> <div>0</div> </div> <div> <div>= Type 2 PSE</div> </div> <div> <div>0</div> <div>0</div> <div>1</div> <div>1</div> </div> <div> <div>= Type 1 PD</div> </div> <div> <div>0</div> <div>0</div> <div>1</div> <div>0</div> </div> <div> <div>= Type 1 PSE</div> </div> <div> <div>0</div> <div>0</div> <div>0</div> <div>1</div> </div> <div> <div>= Reserved/ignore</div> </div> <div> <div>0</div> <div>0</div> <div>0</div> <div>0</div> </div> <div> <div>= Reserved/ignore</div> </div>

END OF BASE LINE