## Comment #11 (Clause 33.3.2.7.1, Page 140, Line 36)

Proposed remedy

## 33.3.7.2.1 System stability test conditions during startup and steady state operation

The following note was moved to the beginning of this sub clause as a text to address the stability title.

Note – When connected together as a system, the PSE and PD might exhibit instability at the PSE side, the PD side, or both due to the presence of negative impedance at the PD input. See Annex 33A for PD design guidelines for stable operation.

Yair: I agree that equation 33-23 alone is meaningless. P=V\*I <u>is always true</u> and it is not sufficient as test condition for stability<u>. The following changes were made to correct it and it doesn't add</u> requirements to PSE nor PD.

When the a Type 1, Type 2, single-signature Type 3, or single-signature Type 4 PD is supplied with VPort\_PSE-2P min to VPort\_PSE-2P max with RCh (as defined in Table 33–1) in series, it shall operate at Pport\_PD\_shall\_as defined in Table 33-28 with the ripple and noise content as defined in Table 33-28 and with the DC input operating voltage range as defined by Table 33-28 be defined as shown in Equation (33–23):

PPort\_PD=-{VPort\_PD x IPort}w (33-23)

where

VPort\_PD is the static input voltage at the PD PI

## IPort is the input current, either DC or RMS

When a dual-signature PD is supplied with VPort\_PSE-2P min to VPort\_PSE-2P max with RCh (as defined in Table 33–1) in series, it shall operate at PPort\_PD-2P shall as defined in Table 33-28 with the ripple and noise content as defined in Table 33-28 and with the DC input operating voltage range as defined by Table 33-28. be defined as shown in Equation (33–24):

 $\frac{PPort_PD-2P}{VPort_PD-2P \times Port_2P}_{W}$ (33-24)

where

VPort\_PD-2P is the static input voltage over the pairset as defined in Table 33-28

IPort-2P is the current on a pairset as defined in 33.2.8.4

NOTE — When connected together as a system, the PSE and PD might exhibit instability at the PSE side, the PD side, or both due to the presence of negative impedance at the PD input. See Annex 33A for PD design guidelines for stable operation.

Proposed remedy for comment #54 D1.7. May 2016. Darshan Yair.

Page **1** of **1**