

### 0.0.0.1 Link Segment

Item	Feature	Subclause	Status	Support	Value/Comment
LNK1	DC loop resistance	104.2	M	Yes [ ]	Less than 6.0Ω for 12V unregulated system power classes and less than 6.5Ω for all other system power classes.

### 0.0.0.2 Power sourcing equipment (PSE)

Item	Feature	Subclause	Status	Support	Value/Comment
PSE1	Voltage and power requirements	104.3.2	M	Yes [ ]	As defined in Table 104-1 for each relevant system class
PSE2	PSE behavior	104.3.3	M	Yes [ ]	In accordance with state diagram shown in Figure 104-4
<del>PSE3</del>	<del>external_wakeup_variable</del>	<del>104.3.3.3</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Re-detect the PD before re-applying the full operating voltage to the PI after request is received</del>
<del>PSE4</del>	<del>pd_wakeup_varibale</del>	<del>104.3.3.3</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Re-detect the PD before re-applying the full operating voltage to the PI after valid current signature at the PI is detected</del>
<del>PSE5</del>	pi_powered variable	104.3.3.3	M	Yes [ ]	If false, do not apply power to the PI. If True, apply power to the PI
<del>PSE6</del>	<del>sleep_detected_variable</del>	<del>104.3.3.3</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Transition to SLEEP state when the average value of <math>I_{port}</math> is less than or equal to <math>I_{sleep}</math> threshold</del>
<del>PSE7</del>	<del>wakeup_detected_variable</del>	<del>104.3.3.3</del>	<del>M</del>	<del>Yes [ ]</del>	<del>TBD</del>
<del>PSE4</del>	PSE-probing	104.3.4	M	Yes [ ]	Probe the PI in order to detect a valid PD signature
<del>PSE5</del>	<u>Complete detection of PD signature</u>	<u>104.3.4</u>	M	Yes [ ]	<u>Within <math>T_{det}</math> as specified in Table 104-2</u>
<del>PSE6</del>	<u>Unsuccessful detection</u>	<u>104.3.4</u>	M	Yes [ ]	<u>Wait at least <math>T_{restart}</math> before reattempting detection</u>
<del>PSE7</del>	Detection currents	104.3.4.1	M	Yes [ ]	Within $I_{valid}$ current range specified in Table 104-2 with a valid PD detection signature as specified in Table 104-4
<del>PSE8</del> <del>0</del>	Accept valid PD-signature	104.3.4.2	M	Yes [ ]	From link segment with a constant voltage in the range of $V_{good}$ PSE <u>for at least <math>T_{sig\_hold}</math></u> in response to a probing current in the range of $I_{valid}$ as specified in Table 104-2

PSE9 <sup>+</sup> +	Reject invalid PD signature	104.3.4.3	M	Yes [ ]	From link segment that exhibits the following characteristics outlined in Table 104-2 and Table 104-5: a) Constant voltage less than or equal to $V_{\text{bad lo PSEmax}}$ b) Constant voltage greater than or equal to $V_{\text{bad hi PSEmin}}$ <del>c) Capacitance greater than or equal to <math>C_{\text{bad min}}</math></del>
PSE10 <sup>2</sup> 2	Applying <del>powerfull-operating</del> voltage at the PI with SCCP enabled	104.3.5	M	Yes [ ]	<del>Only after attempting to complete classification and mutual identification</del> Only after detection and complete classification in a time less than $T_{\text{Class}}$ as specified in Table 104-3
PSE11	<u>TClass timer expired before complete classification</u>	<u>104.3.5</u>	M	Yes [ ]	<u>Complete a new detection cycle before applying any subsequent full operating voltage</u>
PSE12 <sup>3</sup> 3	Providing power to the PSE PI	104.3.6	M	Yes [ ]	To conform to electrical limits in Table 104-3
PSE13 <sup>4</sup> 4	PSE output	104.3.6	M	Yes [ ]	To conform with electrical requirements set out in Table 104-3 in both powered and unpowered modes
PSE14 <sup>5</sup> 5	PI SLEEP voltage while in SLEEP state	104.3.6.1	M	Yes [ ]	Within $V_{\text{Sleep}}$ range outlined in Table 104-3
PSE15 <sup>6</sup> 6	SLEEEP_SETTLE state	104.3.6.1	M	Yes [ ]	Discharge the PSE PI to the range of $V_{\text{Sleep}}$ <u>within a time less than <math>T_{\text{Offmax}}</math></u>
PSE16 <sup>7</sup> 7	Enter SLEEEP_SETTLE state	104.3.6.2	M	Yes [ ]	If a valid <del>MPSFVS</del> is not present at the PI while operating in the POWER_ON state
PSE17 <sup>8</sup> 8	PI discharge while in SLEEP_SETTLE state	104.3.6.2	M	Yes [ ]	To the range of $V_{\text{sleep}}$ with a current greater than $I_{\text{discharge}}$
PSE18	<u>POWER_UP and POWER_ON state operation</u>	<u>104.3.6.2.1</u>	M	Yes [ ]	<u>Limit the current of <math>I_{\text{LIM}}</math> for a duration of up to <math>T_{\text{LIM}}</math> in order to account for for PSE dV/dt transients at the PI as specified in Table 104-3</u>
PSE19	<u>PSE enabled while not in POWER_ON state</u>	<u>104.3.6.2.1</u>	M	Yes [ ]	<u>Limit <math>I_{\text{port}}</math> to less than <math>I_{\text{SC}}</math> as specified in Table 104-2 for a duration of up to <math>T_{\text{LIM}}</math></u>
PSE20	<u>Begin power removal from the PI within <math>T_{\text{LIM}}</math></u>	<u>104.3.6.2.1</u>	M	Yes [ ]	<u>When limiting current in the POWER_UP state, POWER_ON state, or any state when <math>V_{\text{Sleep}}</math> is applied at the PI</u>
PSE21	<u>Measuring IPort during short circuit</u>	<u>104.3.6.2.1</u>	M	Yes [ ]	<u>To be made <math>t_{\text{ms}}</math> after the initial transient to allow for settling</u>
PSE22 <sup>+</sup> +9	PD wakeup request valid while in SLEEP state	104.3.6.2.2 <sup>+</sup> +	M	Yes [ ]	If $I_{\text{port}}$ is in the valid range of $I_{\text{wakeup}}$ for a minimum of $T_{\text{wakeup}}$

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

PSE23 <del>0</del>	PD wakeup request invalid while in SLEEP state	104.3.6.2.2 <del>+</del>	M	Yes [ ]	If $I_{port}$ is greater than $I_{wakeup\_bad\_hi}$ or less than $I_{wakeup\_bad\_lo}$
PSE24	Enter POWER_ON state	104.3.6.5	M	Yes [ ]	If full operating voltage is applied within $T_{inrush\_min}$
PSE25 <del>+</del>	<del>Power not applied as specified</del> Full operating voltage not applied within $T_{inrush\_max}$	104.3.6.5 <del>6</del>	M	Yes [ ]	New detection cycle initiated before power application after a delay of $T_{restart}$ before any subsequent application of full operating voltage
PSE26 <del>2</del>	$V_{PSE}$ to $V_{Sleep}$ discharge time while in POWER_ON state	104.3.6.6 <del>7</del>	M	Yes [ ]	Defined as $T_{Off}$ in Table 104-3
PSE27 <del>3</del>	$P_{Class}$	104.3.6.7 <del>8</del>	M	Yes [ ]	As defined in Table 104-1
PSE28 <del>4</del>	Measurement of $P_{Class}$	104.3.6.7 <del>8</del>	M	Yes [ ]	Averaged from uniform sliding window of 1 second wide
PSE29 <del>5</del>	Normal Operating voltage removal while in POWER_ON state	104.3.7	M	Yes [ ]	In absence of PD Maintain Full Voltage Signature
PSE30 <del>26</del>	MFVS present	104.3.7.1	M	Yes [ ]	If $I_{Port}$ is greater than or equal to $I_{Hold\_max}$ for a minimum of $T_{MFVS}$
PSE31 <del>27</del>	MFVS absent	104.3.7.1	M	Yes [ ]	If $I_{Port}$ is less than or equal to $I_{Hold\_min}$
PSE32 <del>28</del>	MFVS absent for duration greater than $TMFVDO$	104.3.7.1	M	Yes [ ]	Reduce voltage at the PI to the range of $V_{Sleep}$

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

### 0.0.0.3 Powered Device (PD)

Item	Feature	Subclause	Status	Support	Value/Comment
PD1	Voltage and power requirements	104.4.2	M	Yes [ ]	As defined in Table 104-1 for each relevant system class
PD2	PD behavior	104.4.3	M	Yes [ ]	In accordance with state diagram shown in Figure 104-6
PD3	Present valid detection signature	104.4.4	M	Yes [ ]	When $V_{PD}$ drops below $V_{sig\_enable}$ unless it is asleep
PD4	Removal of current draw of detection signature	104.4.4	M	Yes [ ]	When $V_{PD}$ rises through $V_{sig\_disable}$
PD5	PD detection signature	104.4.4	M	Yes [ ]	To consist of a current limited, constant voltage as specified in Table 104-4 when measured by the PSE
PD6	Valid detection signature	104.4.4	M	Yes [ ]	In accordance with the characteristics shown in Table 104-4
PD7	Non-valid detection signature	104.4.4	M	Yes [ ]	In accordance with at least one of the characteristics shown in Table 104-5
PD8	PD power	104.4.6	M	Yes [ ]	In accordance with the characteristics shown in Table 104-6
PD9	Turn on voltage	104.4.6.1	M	Yes [ ]	<del>Less than or equal to</del> In the range of $V_{On}$ after a delay greater than $t_{power\_dly}$ as specified in Table 104-6
PD10	Turn off voltage	104.4.6.1	M	Yes [ ]	Greater than or equal to $V_{Off}$ as specified in Table 104-6
<del>PD11</del>	PD turn on or off	<del>104.4.6.1</del>	M	Yes [ ]	Without startup oscillation and within the first trial when fed by $V_{Port\_PSEmin}$ to $V_{Port\_PSEmax}$ with a series resistance within the range of valid channel resistance
<del>PD12</del>	PD_SLEEP state input voltage	104.4.6.1	M	Yes [ ]	Greater than $V_{Sleep\_PD\ min}$ as specified in Table 104-6
<del>PD13</del>	Input current while in SLEEP_PENDING and SLEEP states	104.4.6.2	M	Yes [ ]	Drawn current is averaged over sliding window $t_{sleep}$ wide in the range of $I_{Sleep}$ as specified in Table 104-6
<del>PD14</del>	Input current while in WAKEUP state	104.4.6.2	M	Yes [ ]	Drawn current is within range of $I_{Wakeup\_PD}$ as specified in table 104-6
<del>PD15</del>	PD ripple and noise	104.4.6.3	M	Yes [ ]	In accordance with specifications shown in Table 104-6 for all operating voltages in the range of $V_{Port\_PD}$ and over the range of input power of the device

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

PD16 <del>5</del>	PSE ripple and noise	104.4.6.3	M	Yes [ ]	Operate in accordance to the levels specified in Table 104-3 in the presence of PSE ripple and noise appearing at the PD PI
PD17 <del>6</del>	PD stability	104.4.6.5	M	Yes [ ]	When PD is fed voltage between $V_{Port\_PSEmin}$ and $V_{Port\_PSEmax}$ with $R_{Loop\_max}$ in series, $P_{Port\_PD}$ is defined by equation 104-T
PD18 <del>7</del>	PD Maintain Full Voltage	104.4.7	M	Yes [ ]	Provide valid Maintain Full Voltage Signature (MFVS) at the PI
PD19 <del>8</del>	PD MFVS current draw	104.4.7	M	Yes [ ]	Equal to or greater than $I_{Hold\_PD}$ for a minimum duration of $T_{MFVS\_PD}$ measured at the PD PI followed by an optional MFVPS dropout for no longer than $T_{MFVDO\_PD}$
PD20 <del>9</del>	No longer require full input operating voltage	104.4.7	M	Yes [ ]	Remove current draw of the MFVS from the PI

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

#### 0.0.0.4 Common Electrical

Item	Feature	Subclause	Status	Support	Value/Comment
COME L1	PI output conductor pair fault tolerance	104.5.2	M	Yes [ ]	Meet the requirements of the appropriate specifying clause (See Clauses 96 and 97)
COME L2	100BASE-T1 PoDL system MDI return loss	104.5.3.1	M	Yes [ ]	Meet or exceed Equation 104-2
COME L3	1000BASE-T1 PoDL system MDI return loss	104.5.3.1	M	Yes [ ]	Meet or exceed Equation 104-3

#### 0.0.0.5 PSE Electrical

Item	Feature	Subclause	Status	Support	Value/Comment
PSEEL 1	PSE PI	104.5.2	M	Yes [ ]	Withstand the application of short circuits between the wires within the cable for an indefinite period of time without damage
PSEEL 2	Short circuit current magnitude	104.5.2	M	Yes [ ]	Not to exceed $I_{LIMmax}$ as defined in Table 104-3 given an indefinite short circuit

#### 0.0.0.6 PD Electrical

Item	Feature	Subclause	Status	Support	Value/Comment
PDEL1	DC isolation	104.5.1	M	Yes [ ]	Provided between all accessible external conductors, including frame ground (if any), and all MDI leads

#### 0.0.0.7 SCCP

Item	Feature	Subclause	Status	Support	Value/Comment
<del>SCCP1</del>	<del>SCCP master</del>	<del>104.6</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Source the required pull-up current</del>
SCCP1 <sub>2</sub>	SCCP master	104.6.1	M	Yes [ ]	Source a pull-up current in order to drive the bus voltage high and meet the required electrical specifications for SCCP
SCCP2 <sub>3</sub>	SCCP communication	104.6.3.1	M	Yes [ ]	Begins with an initialization sequence consisting of a result pulse from the master followed by a presence pulse from the slave. See Figure 104-9

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

SCCP3 4	Initialization sequence	104.6.3.1	M	Yes [ ]	Master transmits a reset pulse by <del>first pulling its the PI-port voltage low and then pull-up within for <math>t_{RSTL}</math> and the releases its PI and goes before-going into receive mode (RX)</del>
SCCP4 5	Slave presence pulse <u>Double check this</u>	104.6.3.1	M	Yes [ ]	Transmitted after detecting rising edge at PD PI and waiting $t_{PDHIGH}$
SCCP5	<u>Sample subsequent voltage</u>	<u>104.6.3.1</u>	M	Yes [ ]	<u>Within <math>t_{MSP}</math> from the completion of the preceding rising-edge at its PI</u>
SCCP6	Master write time slots	104.6.3.2	M	Yes [ ]	Write 1 time slot to transmit logic 1 to slave and write 0 time slot to transmit logic 0 to slave
SCCP7	Write time slot duration	104.6.3.2	M	Yes [ ]	Defined as $t_{SLOT}$ shown in Table 104-10
SCCP8	<del>Write time slot recovery time</del>	<del>104.6.3.2</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Defined as <math>t_{REC}</math> shown in Table 104-10</del>
SCCP8 9	Write time slot initiation	104.6.3.2	M	Yes [ ]	Initiated by pulling PI port voltage low <del>as shown in Figure 104-10</del>
SCCP9 10	Write 1 time slot generation	104.6.3.2	M	Yes [ ]	Write by pulling PI port voltage low then release <u>and pull up its PI port voltage</u> within $t_{LOW1L}$
SCCP1 11	Write 0 time slot generation	104.6.3.2	M	Yes [ ]	Write by pulling PI port voltage low then hold <u>and then pull up its PI port voltage</u> within <del>low for</del> $t_{LOW0L}$
SCCP1 12	Read time slot generation	104.6.3.3	M	Yes [ ]	Generated by the master immediately after issuing a function command which requires data from the slave
SCCP1 13	Read time slot duration	104.6.3.3	M	Yes [ ]	Defined as $t_{SLOT}$ shown in Table 104-7
SCCP1 14	<del>Read time slot recovery time</del>	<del>104.6.3.3</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Defined as <math>t_{REC}</math> shown in Table 104-7</del>
SCCP1 15	Read time slot initiation	104.6.3.3	M	Yes [ ]	Initiate by pulling PI port voltage low <del>for <math>t_{INT}</math> and then release pulling-up the PI port voltage within <math>t_{WOL}</math></del>
SCCP1 16	Slave transmit	104.6.3.3	M	Yes [ ]	Transmit a 1 or 0 at the slave PI after master initiates read time slot
SCCP1 17	Slave transmit 1	104.6.3.3	M	Yes [ ]	Leave PI port voltage high
SCCP1 18	Slave transmit 0	104.6.3.3	M	Yes [ ]	Pull PI port voltage low
SCCP1 19	Slave transmit 0 duration	104.6.3.3	M	Yes [ ]	While transmitting 0, hold the PI low <del>for <math>t_{LOW0}</math> and then release its the PI by the end of the time slot within <math>t_{ROL}</math></del>

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

<del>SCCP1</del> <u>820</u>	Read time slot sample	104.6.3.3	M	Yes [ ]	Master releases PI and then samples subsequent voltage within $t_{RDVMSR}$ from the start of the <u>read</u> time slot
<del>SCCP2</del> <u>1</u>	<del>Sum of <math>T_{INIT}</math>, <math>T_{REC}</math>, and master sample time</del>	<del>104.6.3.3</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Less than <math>t_{RDV}</math> for a read time slot</del>
<u>SCCP1</u> <u>2</u>	<u>SCCP data and commands</u>	<u>104.6.4</u>	M	Yes [ ]	<u>Transmitted least significant bit first</u>
<u>SCCP2</u> <u>0</u>	<u>Communication with slave</u>	<u>104.6.4.2</u>	M	Yes [ ]	<u>begins with the initialization sequence that consists of a reset pulse from the master followed by a presence pulse from the slave</u>
<del>SCCP2</del> <u>2</u>	<del>Address command</del>	<del>104.6.4.3</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Master must issue an appropriate address command prior to issuing a function command</del>
<u>SCCP2</u> <u>1</u>	<u>SCCP-capable slaves</u>	<u>104.6.4.3</u>	M	Yes [ ]	<u>Support the Broadcast Address command</u>
<u>SCCP2</u> <u>2</u>	<u>Issuing function command</u>	<u>104.6.4.3</u>	M	Yes [ ]	<u>Only after issuing an appropriate an appropriate address command</u>
<del>SCCP2</del> <u>3</u>	<del>Read address command</del>	<del>104.6.4.3.2</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Only to be used when there is one slave on the bus</del>
<del>SCCP2</del> <u>4</u>	<del>Function command response</del>	<del>104.6.4.3.3</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Only sent when the 64-bit slave write address exactly matches that sent by the master</del>
<del>SCCP2</del> <u>5</u>	<del>Write address mismatch</del>	<del>104.6.4.3.3</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Wait for a reset pulse</del>
<u>SCCP2</u> <u>3</u>	<u>Broadcast address command use</u>	<u>104.6.3.4</u>	M	Yes [ ]	<u>By the master to address a slave device on the bus without sending out unique address code information</u>
<del>SCCP2</del> <u>6</u>	<del>Alarm search command-response</del>	<del>104.6.4.3.5</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Only by slaves with a set alarm flag</del>
<del>SCCP2</del> <u>7</u>	<del>Alarm search cycle</del>	<del>104.6.4.3.5</del>	<del>M</del>	<del>Yes [ ]</del>	<del>Return to Step1 (Initialization) after every alarm search cycle</del>
<u>SCCP2</u> <u>4</u>	<u>8-bit Read Scratchpad command</u>	<u>104.6.4.4</u>	M	Yes [ ]	<u>Supported by all SCCp-enabled slaves</u>
<u>SCCP2</u> <u>5</u>	<u>Reception of Read Scratchpad function command</u>	<u>104.6.4.4</u>	M	Yes [ ]	<u>Slave shall respond with a 16-bit CLASS_TYPE_INFO read payload followed by an 8-bit CRC8 field</u>
<u>SCCP2</u> <u>6</u>	<u>CRC8 calculation</u>	<u>104.6.4.5</u>	M	Yes [ ]	<u>Produces the same result as the serial implementation shown in Figure 104-13</u>
<u>SCCP2</u> <u>7</u>	<u>Shift register</u>	<u>104.6.4.5</u>	M	Yes [ ]	<u>Initialized to the value 0x00 before CRC8 calculation begins</u>

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54