

### 0.0.0.1 Link Segment

Item	Feature	Subclause	Status	Support	Value/Comment
LNK1	DC loop resistance	104.2	M	Yes [ ]	Less than 6.0Ω for 12V unregulated system power classes and less than 6.5Ω for all other system power classes.

### 0.0.0.2 Power sourcing equipment (PSE)

Item	Feature	Subclause	Status	Support	Value/Comment
PSE1	Voltage and power requirements	104.3.2	M	Yes [ ]	As defined in Table 104-1 for each relevant system class
PSE2	PSE behavior	104.3.3	M	Yes [ ]	In accordance with state diagram shown in Figure 104-4
PSE3	external_wakeup variable	104.3.3.3	M	Yes [ ]	Re-detect the PD before re-applying the full operating voltage to the PI after request is received
PSE4	pd_wakeup variable	104.3.3.3	M	Yes [ ]	Re-detect the PD before re-applying the full operating voltage to the PI after valid current signature at the PI is detected
PSE5	pi_powered variable	104.3.3.3	M	Yes [ ]	If false, do not apply power to the PI. If True, apply power to the PI
PSE6	sleep_detected variable	104.3.3.3	M	Yes [ ]	Transition to SLEEP state when the average value of $I_{port}$ is less than or equal to $I_{sleep}$ threshold
PSE7	wakeup_detected variable	104.3.3.3	M	Yes [ ]	TBD
PSE8	PSE-probing	104.3.4	M	Yes [ ]	Probe the PI in order to detect a valid PD signature
PSE9	Detection currents	104.3.4.1	M	Yes [ ]	Within $I_{valid}$ current range specified in Table 104-2 with a valid PD detection signature as specified in Table 104-4
PSE10	Accept valid PD signature	104.3.4.2	M	Yes [ ]	From link segment with a constant voltage in the range of $V_{good\_PSE}$ in response to a probing current in the range of $I_{valid}$ as specified in Table 104-2

PSE11	Reject invalid PD signature	104.3.4.3	M	Yes [ ]	From link segment that exhibits the following characteristics outlined in Table 104-2 and Table 104-5: a) Constant voltage less than or equal to $V_{bad\_lo\_PSEmax}$ b) Constant voltage greater than or equal to $V_{bad\_hi\_PSEmin}$ c) Capacitance greater than or equal to $C_{badmin}$
PSE12	Applying power with SCCP enabled	104.3.5	M	Yes [ ]	Only after attempting to complete classification and mutual identification
PSE13	Providing power to the PSE PI	104.3.6	M	Yes [ ]	To conform to electrical limits in Table 104-3
PSE14	PSE output	104.3.6	M	Yes [ ]	To conform with electrical requirements set out in Table 104-3 in both powered and unpowered modes
PSE15	PI SLEEP voltage while in SLEEP state	104.3.6.1	M	Yes [ ]	Within $V_{Sleep}$ range outlined in Table 104-3
PSE16	SLEEEP_SETTLE state	104.3.6.1	M	Yes [ ]	Discharge the PSE PI to the range of $V_{Sleep}$
PSE17	Enter SLEEEP_SETTLE state	104.3.6.2	M	Yes [ ]	If a valid MPS is not present at the PI while operating in the POWER_ON state
PSE18	PI discharge while in SLEEEP_SETTLE state	104.3.6.2	M	Yes [ ]	To the range of $V_{sleep}$ with a current greater than $I_{discharge}$
PSE19	PD wakeup request valid while in SLEEP state	104.3.6.2.1	M	Yes [ ]	If $I_{port}$ is in the valid range of $I_{wakeup}$ for a minimum of $t_{wakeup}$
PSE20	PD wakeup request invalid while in SLEEP state	104.3.6.2.1	M	Yes [ ]	If $I_{port}$ is greater than $I_{wakeup\_bad\_hi}$ or less than $I_{wakeup\_bad\_lo}$
PSE21	Power not applied as specified	104.3.6.6	M	Yes [ ]	New detection cycle initiated before power application
PSE22	$V_{PSE}$ to $V_{Sleep}$ discharge time while in POWER_ON state	104.3.6.7	M	Yes [ ]	Defined as $T_{Off}$ in Table 104-3
PSE23	$P_{Class}$	104.3.6.8	M	Yes [ ]	As defined in Table 104-1
PSE24	Measurement of $P_{Class}$	104.3.6.8	M	Yes [ ]	Averaged from uniform sliding window of 1 second wide
PSE25	Normal Operating voltage removal while in POWER_ON state	104.3.7	M	Yes [ ]	In absence of PD Maintain Full Voltage Signature
PSE26	MFVS present	104.3.7.1	M	Yes [ ]	If $I_{Port}$ is greater than or equal to $I_{Hold\ max}$ for a minimum of $T_{MFVS}$
PSE27	MFVS absent	104.3.7.1	M	Yes [ ]	If $I_{Port}$ is less than or equal to $I_{Hold\ min}$
PSE28	MFVS absent for duration greater than TMFVDO	104.3.7.1	M	Yes [ ]	Reduce voltage at the PI to the range of $V_{Sleep}$

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

### 0.0.0.3 Powered Device (PD)

Item	Feature	Subclause	Status	Support	Value/Comment
PD1	Voltage and power requirements	104.4.2	M	Yes [ ]	As defined in Table 104-1 for each relevant system class
PD2	PD behavior	104.4.3	M	Yes [ ]	In accordance with state diagram shown in Figure 104-6
PD3	Present valid detection signature	104.4.4	M	Yes [ ]	When $V_{PD}$ drops below $V_{sig\_enable}$ unless it is asleep
PD4	Removal of current draw of detection signature	104.4.4	M	Yes [ ]	When $V_{PD}$ rises through $V_{sig\_disable}$
PD5	PD detection signature	104.4.4	M	Yes [ ]	To consist of a current limited, constant voltage as specified in Table 104-4 when measured by the PSE
PD6	Valid detection signature	104.4.4	M	Yes [ ]	In accordance with the characteristics shown in Table 104-4
PD7	Non-valid detection signature	104.4.4	M	Yes [ ]	In accordance with at least one of the characteristics shown in Table 104-5
PD8	PD power	104.4.6	M	Yes [ ]	In accordance with the characteristics shown in Table 104-6
PD9	Turn on voltage	104.4.6.1			Less than or equal to $V_{On}$ as specified in Table 104-6
PD10	Turn off voltage	104.4.6.1			Greater than or equal to $V_{Off}$ as specified in Table 104-6
PD11	PD_SLEEP state input voltage	104.4.6.1	M	Yes [ ]	Greater than $V_{Sleep\_PD\ min}$ as specified in Table 104-6
PD12	Input current while in SLEEP_PENDING and SLEEP states	104.4.6.2	M	Yes [ ]	Drawn current is averaged over sliding window $t_{sleep}$ wide in the range of $I_{Sleep}$ as specified in Table 104-6
PD13	Input current while in WAKEUP state	104.4.6.2	M	Yes [ ]	Drawn current is within range of $I_{Wakeup\_PD}$ as specified in table 104-6
PD14	PD ripple and noise	104.4.6.3	M	Yes [ ]	In accordance with specifications shown in Table 104-6 for all operating voltages in the range of $V_{Port\_PD}$ and over the range of input power of the device
PD15	PSE ripple and noise	104.4.6.3	M	Yes [ ]	Operate in accordance to the levels specified in Table 104-3 in the presence of PSE ripple and noise appearing at the PD PI
PD16	PD stability	104.4.6.5	M	Yes [ ]	When PD is fed voltage between $V_{Port\_PSEmin}$ and $V_{Port\_PSEmax}$ with $R_{Loop\_max}$ in series, $P_{Port\_PD}$ is defined by equation 104-1

PD17	PD Maintain Full Voltage	104.4.7	M	Yes [ ]	Provide valid Maintain Full Voltage Signature (MFVS) at the PI
PD18	PD MFVS current draw	104.4.7	M	Yes [ ]	Equal to or greater than $I_{Hold\_PD}$ for a minimum duration of $T_{MFVS\_PD}$ measured at the PD PI followed by an optional MPS dropout for no longer than $T_{MFVDO\_PD}$
PD19	No longer require full input operating voltage	104.4.7	M	Yes [ ]	Remove current draw of the MFVS from the PI

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54

#### 0.0.0.4 Common Electrical

Item	Feature	Subclause	Status	Support	Value/Comment
COME L1	PI output conductor pair fault tolerance	104.5.2	M	Yes [ ]	Meet the requirements of the appropriate specifying clause (See Clauses 96 and 97)
COME L2	100BASE-T1 PoDL system MDI return loss	104.5.3.1	M	Yes [ ]	Meet or exceed Equation 104-2
COME L3	1000BASE-T1 PoDL system MDI return loss	104.5.3.1	M	Yes [ ]	Meet or exceed Equation 104-3

#### 0.0.0.5 PSE Electrical

Item	Feature	Subclause	Status	Support	Value/Comment
PSEEL 1	PSE PI	104.5.2	M	Yes [ ]	Withstand the application of short circuits between the wires within the cable for an indefinite period of time without damage
PSEEL 2	Short circuit current magnitude	104.5.2	M	Yes [ ]	Not to exceed $I_{LIMmax}$ as defined in Table 104-3 given an indefinite short circuit

#### 0.0.0.6 PD Electrical

Item	Feature	Subclause	Status	Support	Value/Comment
PDEL1	DC isolation	104.5.1	M	Yes [ ]	Provided between all accessible external conductors, including frame ground (if any), and all MDI leads

#### 0.0.0.7 SCCP

Item	Feature	Subclause	Status	Support	Value/Comment
SCCP1	SCCP master	104.6	M	Yes [ ]	Source the required pull-up current
SCCP2	SCCP master	104.6.1	M	Yes [ ]	Source a pull-up current in order to drive the bus voltage high and meet the required electrical specifications for SCCP
SCCP3	SCCP communication	104.6.3.1	M	Yes [ ]	Begins with an initialization sequence consisting of a result pulse from the master followed by a presence pulse from the slave. See Figure 104-9

SCCP4	Initialization sequence	104.6.3.1	M	Yes [ ]	Master transmits a reset pulse by pulling its PI voltage low for $t_{RSTL}$ and the releases its PI and goes into receive mode (RX)	1 2 3 4 5
SCCP5	Slave presence pulse	104.6.3.1	M	Yes [ ]	Transmitted after detecting rising edge at PD PI and waiting $t_{PDHIGH}$	6 7 8
SCCP6	Master write time slots	104.6.3.2	M	Yes [ ]	Write 1 time slot to transmit logic 1 to slave and write 0 time slot to transmit logic 0 to slave	9 10 11 12
SCCP7	Write time slot duration	104.6.3.2	M	Yes [ ]	Defined as $t_{SLOT}$ shown in Table 104-10	13 14
SCCP8	Write time slot recovery time	104.6.3.2	M	Yes [ ]	Defined as $t_{REC}$ shown in Table 104-10	15 16
SCCP9	Write time slot initiation	104.6.3.2	M	Yes [ ]	Initiated by pulling PI port voltage low as shown in Figure 104-10	17 18 19
SCCP1 0	Write 1 time slot generation	104.6.3.2	M	Yes [ ]	Write by pulling PI port voltage low then release PI port within $t_{LOW1}$	20 21 22
SCCP1 1	Write 0 time slot generation	104.6.3.2	M	Yes [ ]	Write by pulling PI port voltage low then hold PI port low for $t_{LOW0}$	23 24 25
SCCP1 2	Read time slot generation	104.6.3.3	M	Yes [ ]	Generated by the master immediately after issuing a function command which requires data from the slave	26 27 28 29
SCCP1 3	Read time slot duration	104.6.3.3	M	Yes [ ]	Defined as $t_{SLOT}$ shown in Table 104-7	30 31
SCCP1 4	Read time slot recovery time	104.6.3.3	M	Yes [ ]	Defined as $t_{REC}$ shown in Table 104-7	32 33
SCCP1 5	Read time slot initiation	104.6.3.3	M	Yes [ ]	Initiate by pulling PI port voltage low for $t_{INIT}$ then release the port	34 35 36
SCCP1 6	Slave transmit	104.6.3.3	M	Yes [ ]	Transmit a 1 or 0 at the slave PI after master initiates read time slot	37 38 39
SCCP1 7	Slave transmit 1	104.6.3.3	M	Yes [ ]	Leave PI port voltage high	40 41
SCCP1 8	Slave transmit 0	104.6.3.3	M	Yes [ ]	Pull PI port voltage low	42 43 44
SCCP1 9	Slave transmit 0 duration	104.6.3.3	M	Yes [ ]	While transmitting 0, hold the PI low for $t_{LOW0}$ , then release the PI by the end of the time slot	45 46 47 48
SCCP2 0	Read time slot sample	104.6.3.3	M	Yes [ ]	Master releases PI and then samples subsequent voltage within $t_{RDV}$ from the start of the time slot	49 50 51
SCCP2 1	Sum of $T_{INIT}$ , $T_{REC}$ , and master sample time	104.6.3.3	M	Yes [ ]	Less than $t_{RDV}$ for a read time slot	52 53 54

SCCP2 2	Address command	104.6.4.3	M	Yes [ ]	Master must issue an appropriate address command prior to issuing a function command
SCCP2 3	Read address command	104.6.4.3.2	M	Yes [ ]	Only to be used when there is one slave on the bus
SCCP2 4	Function command response	104.6.4.3.3	M	Yes [ ]	Only sent when the 64-bit slave write address exactly matches that sent by the master
SCCP2 5	Write address mismatch	104.6.4.3.3	M	Yes [ ]	Wait for a reset pulse
SCCP2 6	Alarm search command response	104.6.4.3.5	M	Yes [ ]	Only by slaves with a set alarm flag
SCCP2 7	Alarm search cycle	104.6.4.3.5	M	Yes [ ]	Return to Step1 (Initialization) after every alarm search cycle

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54