

1 **45. Management Data Input/Output (MDIO) Interface**

2 **45.2 MDIO Interface Registers**

3 **45.2.1 PMA/PMD registers**

4 *Change the identified rows in Table 45-3 (as modified by IEEE Std 802.cd-TBD) and insert new
5 rows immediately below the changed rows as follows (unchanged rows not shown):*

6

Table 45-3—PMA/PMD registers

Register Address	Title	Clause
1.29	Reserved <u>PMA/PMD control 3</u>	45.2.1.23a
1.901 to <u>1.999</u> <u>1.1099</u>	Reserved	
<u>1.1000</u> through <u>1.1002</u>	<u>Nx25G-EPON PMA/PMD extended ability</u>	<u>45.2.1.134a</u>
<u>1.1003</u> through <u>1.1099</u>	Reserved	-
1.2309 through <u>1.2399</u> <u>1.32767</u>	Reserved	
<u>1.2400</u> through <u>1.2537</u>	<u>Nx25G-EPON Synchronization Pattern</u>	<u>45.2.1.192</u>
<u>1.2538</u> through <u>1.32767</u>	Reserved	-

7

8 *Insert 45.2.1.23a after 45.2.1.23 as follows:*

9 **45.2.1.23a PMA/PMD control 3 register (Register 1.29)**

10 The assignment of bits in the PMA/PMD control 3 register is shown in Table 45-26a.

Table 45-26a—PMA/PMD control 3 register bit definitions

Bit(s)	Name	Description	R/W ^a
1.29.15:6	Reserved	Value always 0	RO
1.29.5:0	PMA/PMD type selection	<p>543210</p> <p>11xxxx = Reserved</p> <p>101xxx = Reserved</p> <p>100111 = 50GBASE-PQX-U3</p> <p>100110 = 50GBASE-PQX-U2</p> <p>100101 = 50GBASE-PQX-D3</p> <p>100100 = 50GBASE-PQX-D2</p> <p>100011 = 50GBASE-PQG-U3</p>	R/W

		100010 = 50GBASE-PQG-U2 100001 = 50GBASE-PQG-D3 100000 = 50GBASE-PQG-D2 011111 = 50/25GBASE-PQX-U3 011110 = 50/25GBASE-PQX-U2 011101 = 50/25GBASE-PQX-D3 011100 = 50/25GBASE-PQX-D2 011011 = 50/25GBASE-PQG-U3 011010 = 50/25GBASE-PQG-U2 011001 = 50/25GBASE-PQG-D3 011000 = 50/25GBASE-PQG-D2 010111 = 50/10GBASE-PQX-U3 010110 = 50/10GBASE-PQX-U2 010101 = 50/10GBASE-PQX-D3 010100 = 50/10GBASE-PQX-D2 010011 = 50/10GBASE-PQG-U3 010010 = 50/10GBASE-PQG-U2 010001 = 50/10GBASE-PQG-D3 010000 = 50/10GBASE-PQG-D2 001111 = 25GBASE-PQX-U3 001110 = 25GBASE-PQX-U2 001101 = 25GBASE-PQX-D3 001100 = 25GBASE-PQX-D2 001011 = 25GBASE-PQG-U3 001010 = 25GBASE-PQG-U2 001001 = 25GBASE-PQG-D3 001000 = 25GBASE-PQG-D2 000111 = 25/10GBASE-PQX-U3 000110 = 25/10GBASE-PQX-U2 000101 = 25/10GBASE-PQX-D3 000100 = 25/10GBASE-PQX-D2 000011 = 25/10GBASE-PQG-U3 000010 = 25/10GBASE-PQG-U2 000001 = 25/10GBASE-PQG-D3 000000 = 25/10GBASE-PQG-D2	
--	--	---	--

^aR/W = Read/Write, RO = Read only

1

2 **45.2.1.23a.1 Bits name (1.xxx.1:0)**

3 Bits 1.xxx.1:0 are used to

4

- 1 Insert 45.2.1.134a after 45.2.1.134 as follows:
- 2 **45.2.1.134a Nx25G-EPON PMA/PMD extended ability register (Registers 1.1000 through 1.1002)**
- 4 The assignment of bits in the Nx25G-EPON PMA/PMD extended ability register is shown in Table 45–103a.

Table 45–103a—Nx25G-EPON PMA/PMD extended ability registers bit definitions

Bit(s)	Name	Description	R/W^a
1.1000.15	25GBASE-PQX-U3	1 = is 25GBASE-PQX-U3 compliant 0 = is not 25GBASE-PQX-U3 compliant	RO
1.1000.14	25GBASE-PQX-U2	1 = is 25GBASE-PQX-U2 compliant 0 = is not 25GBASE-PQX-U2 compliant	RO
1.1000.13	25GBASE-PQX-D3	1 = is 25GBASE-PQX-D3 compliant 0 = is not 25GBASE-PQX-D3 compliant	RO
1.1000.12	25GBASE-PQX-D2	1 = is 25GBASE-PQX-D2 compliant 0 = is not 25GBASE-PQX-D2 compliant	RO
1.1000.11	25GBASE-PQG-U3	1 = is 25GBASE-PQG-U3 compliant 0 = is not 25GBASE-PQG-U3 compliant	RO
1.1000.10	25GBASE-PQG-U2	1 = is 25GBASE-PQG-U2 compliant 0 = is not 25GBASE-PQG-U2 compliant	RO
1.1000.9	25GBASE-PQG-D3	1 = is 25GBASE-PQG-D3 compliant 0 = is not 25GBASE-PQG-D3 compliant	RO
1.1000.8	25GBASE-PQG-D2	1 = is 25GBASE-PQG-D2 compliant 0 = is not 25GBASE-PQG-D2 compliant	RO
1.1000.7	25/10GBASE-PQX-U3	1 = is 25/10GBASE-PQX-U3 compliant 0 = is not 25/10GBASE-PQX-U3 compliant	RO
1.1000.6	25/10GBASE-PQX-U2	1 = is 25/10GBASE-PQX-U2 compliant 0 = is not 25/10GBASE-PQX-U2 compliant	RO
1.1000.5	25/10GBASE-PQX-D3	1 = is 25/10GBASE-PQX-D3 compliant 0 = is not 25/10GBASE-PQX-D3 compliant	RO
1.1000.4	25/10GBASE-PQX-D2	1 = is 25/10GBASE-PQX-D2 compliant 0 = is not 25/10GBASE-PQX-D2 compliant	RO
1.1000.3	25/10GBASE-PQG-U3	1 = is 25/10GBASE-PQG-U3 compliant 0 = is not 25/10GBASE-PQG-U3 compliant	RO
1.1000.2	25/10GBASE-PQG-U2	1 = is 25/10GBASE-PQG-U2 compliant 0 = is not 25/10GBASE-PQG-U2 compliant	RO
1.1000.1	25/10GBASE-PQG-D3	1 = is 25/10GBASE-PQG-D3 compliant 0 = is not 25/10GBASE-PQG-D3 compliant	RO
1.1000.0	25/10GBASE-PQG-D2	1 = is 25/10GBASE-PQG-D2 compliant 0 = is not 25/10GBASE-PQG-D2 compliant	RO
1.1001.15	50/25GBASE-PQX-U3	1 = is 50/25GBASE-PQX-U3 compliant 0 = is not 50/25GBASE-PQX-U3 compliant	RO
1.1001.14	50/25GBASE-PQX-U2	1 = is 50/25GBASE-PQX-U2 compliant 0 = is not 50/25GBASE-PQX-U2 compliant	RO
1.1001.13	50/25GBASE-PQX-D3	1 = is 50/25GBASE-PQX-D3 compliant 0 = is not 50/25GBASE-PQX-D3 compliant	RO
1.1001.12	50/25GBASE-PQX-D2	1 = is 50/25GBASE-PQX-D2 compliant 0 = is not 50/25GBASE-PQX-D2 compliant	RO
1.1001.11	50/25GBASE-PQG-U3	1 = is 50/25GBASE-PQG-U3 compliant 0 = is not 50/25GBASE-PQG-U3 compliant	RO

1.1001.10	50/25GBASE-PQG-U2	1 = is 50/25GBASE-PQG-U2 compliant 0 = is not 50/25GBASE-PQG-U2 compliant	RO
1.1001.9	50/25GBASE-PQG-D3	1 = is 50/25GBASE-PQG-D3 compliant 0 = is not 50/25GBASE-PQG-D3 compliant	RO
1.1001.8	50/25GBASE-PQG-D2	1 = is 50/25GBASE-PQG-D2 compliant 0 = is not 50/25GBASE-PQG-D2 compliant	RO
1.1001.7	50/10GBASE-PQX-U3	1 = is 50/10GBASE-PQX-U3 compliant 0 = is not 50/10GBASE-PQX-U3 compliant	RO
1.1001.6	50/10GBASE-PQX-U2	1 = is 50/10GBASE-PQX-U2 compliant 0 = is not 50/10GBASE-PQX-U2 compliant	RO
1.1001.5	50/10GBASE-PQX-D3	1 = is 50/10GBASE-PQX-D3 compliant 0 = is not 50/10GBASE-PQX-D3 compliant	RO
1.1001.4	50/10GBASE-PQX-D2	1 = is 50/10GBASE-PQX-D2 compliant 0 = is not 50/10GBASE-PQX-D2 compliant	RO
1.1001.3	50/10GBASE-PQG-U3	1 = is 50/10GBASE-PQG-U3 compliant 0 = is not 50/10GBASE-PQG-U3 compliant	RO
1.1001.2	50/10GBASE-PQG-U2	1 = is 50/10GBASE-PQG-U2 compliant 0 = is not 50/10GBASE-PQG-U2 compliant	RO
1.1001.1	50/10GBASE-PQG-D3	1 = is 50/10GBASE-PQG-D3 compliant 0 = is not 50/10GBASE-PQG-D3 compliant	RO
1.1001.0	50/10GBASE-PQG-D2	1 = is 50/10GBASE-PQG-D2 compliant 0 = is not 50/10GBASE-PQG-D2 compliant	RO
1.1002.8:15	Reserved	Value always 0	RO
1.1002.7	50GBASE-PQX-U3	1 = is 50GBASE-PQX-U3 compliant 0 = is not 50GBASE-PQX-U3 compliant	RO
1.1002.6	50GBASE-PQX-U2	1 = is 50GBASE-PQX-U2 compliant 0 = is not 50GBASE-PQX-U2 compliant	RO
1.1002.5	50GBASE-PQX-D3	1 = is 50GBASE-PQX-D3 compliant 0 = is not 50GBASE-PQX-D3 compliant	RO
1.1002.4	50GBASE-PQX-D2	1 = is 50GBASE-PQX-D2 compliant 0 = is not 50GBASE-PQX-D2 compliant	RO
1.1002.3	50GBASE-PQG-U3	1 = is 50GBASE-PQG-U3 compliant 0 = is not 50GBASE-PQG-U3 compliant	RO
1.1002.2	50GBASE-PQG-U2	1 = is 50GBASE-PQG-U2 compliant 0 = is not 50GBASE-PQG-U2 compliant	RO
1.1002.1	50GBASE-PQG-D3	1 = is 50GBASE-PQG-D3 compliant 0 = is not 50GBASE-PQG-D3 compliant	RO
1.1002.0	50GBASE-PQG-D2	1 = is 50GBASE-PQG-D2 compliant 0 = is not 50GBASE-PQG-D2 compliant	RO

^aRO = Read only

1 **45.2.1.134a.1 Bits name (1.xxx.1:0)**

2 text

3 **45.2.1.134a.2 Bits name (1.xxx.1:0)**

4 text

1 *Insert 45.2.1.192 after 45.2.1.191 as follows:*

2 **45.2.1.192 Nx25G-EPON Synchronization Pattern registers (Registers 1.2400 through
3 1.2534)**

4 The assignment of bits in the Nx25G-EPON Synchronization Pattern registers is shown in Table 45–155a.

Table 45–155a—Nx25G-EPON Synchronization Pattern registers bit definitions

Bit(s)	Name	Description	R/W ^a
Inclusion of Synchronization pattern definition bits is TBD			

^aR/W = Read/Write, RO = Read only

5

6 **45.2.1.192.2 Bits name (1.xxx.1:0)**

7 text

8 **45.2.1.192.2 Bits name (1.xxx.1:0)**

9 text

10

1 **45.2.3 PCS registers**

2 *Change the identified rows in Table 45-176 (as modified by IEEE Std 802.cd-TBD) and insert new*
 3 *rows immediately below the changed rows as follows (unchanged rows not shown):*

Table 45-176—PCS registers

Register address	Register name	Subclause
3.812 through <u>3.899</u> <u>3.1799</u>	Reserved	
<u>3.900</u> through <u>3.903</u>	<u>BASE-Q PCS FEC corrected codewords counter</u>	<u>45.2.3.65a</u>
<u>3.904</u> through <u>3.934</u>	<u>Reserved</u>	-
<u>3.934</u> to <u>3.937</u>	<u>BASE-Q PCS FEC uncorrected codewords counter</u>	<u>45.2.3.65b</u>
<u>3.938</u> to <u>3.1799</u>	<u>Reserved</u>	-

4

5 **45.2.3.1 PCS control 1 register (Register 3.0)**

6 *Change the identified rows in Table 45-177 (as modified by IEEE Std 802.cd-TBD) and insert*
 7 *new rows immediately below the changed rows as follows (unchanged rows not shown):*
 8

Table 45-177—PCS control 1 register bit definitions

Bit(s)	Name	Description	R/W ^a
3.0.5:2	Speed selection	5432 <u>11xx</u> <u>111x</u> = reserved <u>1101</u> = 50/25 Gb/s <u>1100</u> = 50/10 Gb/s <u>1011</u> = 25/10 Gb/s 1010 = 400 Gb/s 1001 = 200 Gb/s 1000 = 5 Gb/s 0111 = 2.5 Gb/s 0110 = 50 Gb/s 0101 = 25 Gb/s 0100 = 100 Gb/s 0011 = 40 Gb/s 0010 = 10/1 Gb/s 0001 = 10PASS-TS/2BASE-TL 0000 = 10 Gb/s	R/W

9

1 **45.2.3.6 PCS control 2 register (Register 3.7)**

2 Change Table 45-180 (*as modified by IEEE Std 802.cd-TBD*) as follows:
 3

Table 45-180—PCS control 2 register bit definitions

Bit(s)	Name	Description	R/W^a
<u>3.7.15:4</u> <u>3.7.15:5</u>	Reserved	Value always 0	RO
<u>3.7.3:0</u> <u>3.7.4:0</u>	PCS type selection	<u>3210</u> <u>43210</u> <u>10100</u> = Select 50GBASE-Q PCS type <u>10011</u> = Select 50/25GBASE-Q PCS type <u>10010</u> = Select 50/10GBASE-Q PCS type <u>10001</u> = Select 25GBASE-Q PCS type <u>10000</u> = Select 25/10GBASE-Q PCS type <u>0111x</u> = reserved <u>01101</u> = Select 400GBASE-R PCS type <u>01100</u> = Select 200GBASE-R PCS type <u>01011</u> = Select 5GBASE-T PCS type <u>01010</u> = Select 2.5GBASE-T PCS type <u>01001</u> = Select 25GBASE-T PCS type <u>01000</u> = Select 50GBASE-R PCS type <u>00111</u> = Select 25GBASE-R PCS type <u>00110</u> = Select 40GBASE-T PCS type <u>00101</u> = Select 100GBASE-R PCS type <u>00100</u> = Select 40GBASE-R PCS type <u>00011</u> = Select 10GBASE-T PCS type <u>00010</u> = Select 10GBASE-W PCS type <u>00001</u> = Select 10GBASE-X PCS type <u>00000</u> = Select 10GBASE-R PCS type	R/W

^aRO = Read only, R/W = Read/Write

4
 5 Change subclause 45.2.3.6.1 as follows:
 6

45.2.3.6.1 PCS type selection (3.7.3:0 3.7.4:0)

7 The PCS type shall be selected using bits 34 through 0. The PCS type abilities of the PCS are advertised in
 8 bits 3.8.9, 3.8.7:0, and 3.9.1:0 3.9.4:0. A PCS shall ignore writes to the PCS type selection bits that select
 9 PCS types it has not advertised in the PCS status 2 register. It is the responsibility of the STA entity to ensure
 10 that mutually acceptable MMD types are applied consistently across all the MMDs on a particular PHY. The
 11 PCS type selection defaults to a supported ability.

1 **45.2.3.8 PCS status 3 register (Register 3.9)**

2 *Change Table 45-182 (as modified by IEEE Std 802.cd-TBD) as follows:*
 3

Table 45-182—PCS status 3 register bit definitions

Bit(s)	Name	Description	R/W ^a
<u>3.9.15.2</u> <u>3.9.15.5</u>	Reserved	Value always 0	RO
<u>3.9.4</u>	<u>2x25GBASE-Q capable</u>	<u>1 = PCS is able to support 2x25GBASE-Q PCS type</u> <u>0 = PCS is not able to support 2x25GBASE-Q PCS type</u>	<u>RO</u>
<u>3.9.3</u>	<u>25GBASE-Q capable</u>	<u>1 = PCS is able to support 25GBASE-Q PCS type</u> <u>0 = PCS is not able to support 25GBASE-Q PCS type</u>	<u>RO</u>
<u>3.9.2</u>	<u>10GBASE-Q capable</u>	<u>1 = PCS is able to support 10GBASE-Q PCS type</u> <u>0 = PCS is not able to support 10GBASE-Q PCS type</u>	<u>RO</u>
3.9.1	400GBASE-R capable	1 = PCS is able to support 400GBASE-R PCS type 0 = PCS is not able to support 400GBASE-R PCS type	RO
3.9.0	200GBASE-R capable	1 = PCS is able to support 200GBASE-R PCS type 0 = PCS is not able to support 200GBASE-R PCS type	RO

aRO = Read only

4 **45.2.3.8.3 Bits name (3.xxx.1:0)**

5 Text

6 **45.2.3.8.4 Bits name (3.xxx.1:0)**

7 Text

8 *Insert 45.2.3.65a, 45.2.3.65b and associated Tables and subclauses as follows:*

9 **45.2.3.65a BASE-Q PCS FEC corrected codewords counter registers (Registers 3.900**
 10 **through 3.903)**

11 The assignment of bits in the XXXXXX register is shown in Table 45-234a. XXX Text XXX

Table 45-234a—BASE-Q PCS FEC corrected codewords counter register bit definitions

Bit(s)	Name	Description	R/W ^a
3.900.15:0	FEC corrected codewords lower	PCS FEC corrected codewords counter ch0 (15:0)	RO, NR
3.901.15:0	FEC corrected codewords upper	PCS FEC corrected codewords counter ch0 (31:16)	RO, NR
3.902.15:0	FEC corrected codewords lower	PCS FEC corrected codewords counter ch1 (15:0)	RO, NR
3.903.15:0	FEC corrected codewords upper	PCS FEC corrected codewords counter ch1 (31:16)	RO, NR

aRO = Read only, NR = Non Roll-over

12

13 **45.2.3.65a.1 Bits name (3.xxx.1:0)**

14 Text

1 **45.2.3.65a.2 Bits name (3.xxx.1:0)**

2 Text

3 **Table 45-65b BASE-Q PCS FEC uncorrected codewords counter registers (Registers**
4 **3.904 through 3.935)**

5 The assignment of bits in the XXXXXX register is shown in Table 45-234b. XXX Text XXX

Table 45-234b—BASE-Q PCS FEC uncorrected codewords counter register bit definitions

Bit(s)	Name	Description	R/W ^a
3.932.15:0	FEC uncorrected codewords lower	PCS FEC corrected codewords counter ch0 (15:0)	RO, NR
3.933.15:0	FEC uncorrected codewords upper	PCS FEC corrected codewords counter ch0 (31:16)	RO, NR
3.934.15:1	FEC uncorrected codewords lower	PCS FEC corrected codewords counter ch1 (15:0)	RO, NR
3.935.15:1	FEC uncorrected codewords upper	PCS FEC corrected codewords counter ch1 (31:16)	RO, NR

aRO = Read only, NR = Non Roll-over

6

7 **45.2.3.65b.1 Bits name (3.xxx.1:0)**

8 Text

9 **45.2.3.65b.2 Bits name (3.xxx.1:0)**

10 Text

11