

# Specifying PLCA delay and overflow behavior



Wojciech Koczwara • | 23<sup>rd</sup> May 2019

# Specifying PLCA delay and overflow behavior

Presenter: Wojciech Koczwara, Rockwell Automation

Presenter/Supporter: Piergiorgio Beruto, Canova Tech

Supporter: Tim Baggett, Microchip

Background

PLCA with small delay - no issues

PLCA with big delay (large number of nodes) - problem

PLCA with big delay (long to\_timer) - problem

Comments

Proposed solution

Text changes

## **Background**

Collision handling at MAC vs. slotTime




Figure 4–5—Frame with carrier extension

During sending, MAC reacts to PLS\_SIGNAL.indication, reacting to the collisions and making new transmit attempts. This behavior is guaranteed until slotTime (512BT) has been reached during sending. After the slotTime has passed, MAC can report lateCollisionErrorStatus, and stop making further transmit attempts.

Late collisions should never happen on a properly functioning network.

## **Background**

PLCA variable delay line

"The variable delay line is a small buffer that aligns a transmission with the transmit opportunity. The variable delay line length is no greater than to\_timer × plca\_node\_count + beacon\_timer."


IF to\_timer × plca\_node\_count + beacon\_timer > slotTime

THEN the maximum delay line length can exceed the late collision threshold in MAC.

## PLCA with small delay line - NO ISSUES

MAC of Node 8 starts sending, but node 5 sends data and delays Transmit Opportunity 8.

- When MAC of node 8 starts sending, PLCA uses the delay line to align transmission to Transmit Opportunity 8.
- If node 5 starts transmitting meanwhile, Transmit Opportunity 8 will come later than expected
- To limit the delay, node 8 PLCA asserts PLS\_SIGNAL.indication to the MAC.
  - Node 8 MAC will back off for 0 or 512 BT, then make a new transmit attempt
  - PLCA uses PLS\_CARRIER.indication to defer MAC re-transmission until Transmit Opportunity 8
  - At TO#8, PLS\_CARRIER.indication is de-asserted. MAC defers for InterPacketGap, this time is filled with COMMIT, then MAC sends data which is put directly on the line.




# PLCA with big delay line (large number of nodes) - PROBLEM

Perspective of node 30, yellow fields highlight the problem

Due to excessive delay, late collision threshold (>=512BT) is reached in MAC.

threshold reached 20BT \* 26 = 520BT > 512BT




# PLCA with big delay line (to\_timer = 60BT) - PROBLEM

Perspective of node 10, yellow fields highlight the problem

Due to excessive delay, late collision threshold (>=512BT) is reached in MAC.

Node 9 transmits data and causes a late collision in node 10. MAC of node 10 does not make a new transmit attempt.

Considered node ID = 10



Late collision problem for 60-bit TO timer. Node 9 transmits and causes late collision in Node 10.

Late collision threshold reached 60BT \* 9 = 540BT > 512BT

### **Comments**

#### • i-427:

Even when the variable delay line length is less than slotTime, it is possible to configure a node to overrun the delay line before a transmit opportunity arrives. For example, if to\_timer is set to 255 and there are more than 2 nodes, the delay line can fill before the transmit opportunity arrives. Other combinations of settings can lead to the same error.

#### • i-425:

The existing draft allows configuration of compliant implementations in a way that violates a rule of CSMA/CD physical layer design - that the delay in the physical layer should not be allowed to be so long that late collisions can occur. The variable delay line length is allowed to be up to to\_timer \* plca\_node\_count + beacon\_timer. The delay line should be limited to less than the slotTime in order to avoid late collisions.

#### • i-198:


Variable delay line in PLCA RS can overrun slotTime, resulting in late collisions.

## **Proposed solution**

The variable delay line length shall be limited to assure there are no late collisions.

When the maximum delay line length is reached, trigger a collision to the MAC.

Use pending\_timer to cover MAC back-off time, then continue with the deferred transmission method.



Collide and defer transmission when the maximum length of variable delay line is reached.

# Specifying PLCA delay and overflow behavior

**Text Changes** 

V2.2




Figure 148-4-PLCA DATA state diagram

In Figure 148-4, in the transition from the HOLD state to the A connector, change the condition to:

recv\_timer\_done +
receiving +
a ≥ delay\_line\_length




Figure 148-4—PLCA DATA state diagram (continued)

In Figure 148-4 do the following:

**DELAY PENDING** 

- 1. remove the transition from the COLLIDE to the PENDING STATE and its associated condition
- 2. In Figure 148-4, add a new state DELAY PENDING between COLLIDE and PENDING states.
- 3. Add a transition between COLLIDE and DELAY PENDING states with the following condition: "!plca txen"
- 4. Add a transition between DELAY PENDING and PENDING states with the following condition: "pending timer done"
- 5. Add the following text inside the DELAY PENDING state box: "start pending timer SIGNAL STATUS <= NO SIGNAL\_ERROR"
- 6. From the PENDING state delete "CARRIER STATUS <= CARRIER ON" and "SIGNAL STATUS <= NO SIGNAL ERROR"

Grant editorial license to draw the diagram according to IEEE 802.3 style

# 148.4.6.1 PLCA Data State Diagram

The variable delay line is a small buffer that aligns a transmission with the transmit opportunity. The variable delay line length is no greater than to\_timer × plca\_node\_count + beacon\_timer.

[...]

During the COLLIDE state, the PLCA Data state diagram asserts packetPending = FALSE and CARRIER\_STATUS = CARRIER\_ON via the PLS\_CARRIER.indication primitive. When the MAC is done sending the jam bits as described in Clause 4, it waits for the next transmit opportunity by switching to DELAY\_PENDING state. The PLCA Data State Diagram switches to the PENDING state after waiting for the pending\_timer. The pending\_timer is used to prevent committing to a transmit opportunity before transmit data is available. This prevents conveying unwanted long COMMIT requests to the PHY.

# Append text to 148.4.6.4 Timers

pending\_timer

Defined the time the PLCA Data State Diagram waits in the DELAY\_PENDING state before switching to PENDING state. Duration: 512 bit times.

# add subclause 148.4.6.5 Constants

### delay\_line\_length

This constant is implementation dependent and specifies the maximum length of the PLCA RS variable delay line depicted in figure 148-2.

Value: up to 396 bit times

# 147.11 Delay constraints

**Table 147-6 – 10BASE-T1S Delay Constraints** 

| Table 147-0 - Todase-115 Delay Constraints |                  |                  |                    |   |  |
|--|------------------|------------------|--------------------|---|--|
| Event                                      | Minimum<br>value | Maximum<br>value | Unit of<br>measure | Input timing reference                            | Output timing reference                  |
| TX_EN sampled to<br>MDI output             | 120              | 440              | ns                 | Rising edge of<br>MII_TXCLK                       | First DME clock<br>transition at the MDI |
| TX_EN sampled to CRS asserted              | 0                | 1040             | ns                 | Rising edge of<br>MII_TXCLK                       | Rising edge of<br>CRS                    |
| TX_EN sampled to CRS deasserted            | 880              | 1920             | ns                 | Rising edge of<br>MII_TXCLK                       | Falling edge of<br>CRS                   |
| MDI input to<br>CRS asserted               | 400              | 1040             | ns                 | First DME clock transition at the MDI             | Rising edge of<br>CRS                    |
| MDI input to<br>CRS deasserted             | 640              | 1120             | ns                 | Last DME encoded zero clock transition at the MDI | Falling edge of<br>CRS                   |
| MDI input to COL asserted                  | 0                | 5.0              | μs                 | Start of corrupted transmitted signal at the MDI  | Rising edge of<br>COL                    |
| MDI input to<br>COL deasserted             | 0                | 3.2              | μs                 | End of transmission at the MDI                    | Falling edge of<br>COL                   |
| MDI input to RX_DV asserted                | 2.4              | 4                | μs                 | First DME clock transition at the MDI             | Rising edge of RX_DV                     |
| MDI input to RX_DV deasserted              | 640              | 1900             | ns                 | Last DME encoded zero clock transition at the MDI | Falling edge of RX_DV                    |



# Thank you



