



# 10 Mb/s Single Twisted Pair Ethernet PHY Coupling Network


Steffen Graber  
Pepperl+Fuchs

# Overview

- Coupling Network
- Coupling Network Inductors
- Coupling Network Capacitors
- Signal-to-Signal High Pass Filter
- Power-to-Signal Band Pass Filter
- Influence of the Clamping Diodes
- Conclusion

# Coupling Network


- Single pair powering needs a coupling/decoupling network for the power and communication signal on the PSE as well as on the PD side:



- The inductors  $L1$  to  $L4$  allow DC energy transmission, while blocking the communication signal.
- The capacitors  $C1$  to  $C4$  allow communication signal transmission, while blocking the DC energy.
- For normal 4-wire PoE the power is, from communication signal point of view, injected as common mode signal, while for the single pair powering the power is being injected as a differential mode signal, thus having more stringent noise requirements, especially for in-band noise.

# Coupling Network Inductors


- For the communication signal the coupling network provides a high pass filter.
- Assuming that the coupling capacitors C1 to C4 are large enough, not to influence the high pass behavior, depending on the inductor values more or less droop can be seen on the link segment:



- The above diagram shows the droop for coupling inductors of 100  $\mu\text{H}$ , 200  $\mu\text{H}$ , 500  $\mu\text{H}$ , 1 mH and 2 mH when transmitting pulses of a duration of 10 symbol times (1333.333 ns per pulse).
- Inductor values of 500  $\mu\text{H}$  and above seem to be suitable to meet an acceptable droop.

# Coupling Network Inductors

- For further analysis, due to symmetry, the AC model of the coupling circuit network could be quite well simplified to a RLC circuit.



- Assuming, that the coupling capacitor is large for the signal frequency range, the step response for an initial voltage  $U_0$  can be easily calculated to be:

$$U_{Step} = U_0 \cdot e^{-\frac{R}{L} \cdot t}$$

- Thus the droop can be calculated to be:

$$U_{Droop} = 1 - U_{Step} = U_0 \cdot \left(1 - e^{-\frac{R}{L} \cdot t}\right)$$

# Coupling Network Inductors

- As there is currently no specification for the PHY for the maximum allowed signal droop, a maximum droop of 10 % for a pulse duration of max. 10 bit times is being assumed for the following calculation:

$$L = -\frac{R \cdot t}{\ln\left(1 - \frac{U_{Droop}}{U_0}\right)} = -\frac{50 \Omega \cdot 10 \cdot 133.333 \text{ ns}}{\ln(1 - 0.1)} = 632.7 \mu\text{H}$$


- The inductive coupling network can be designed using two of these inductors on the PSE side as well as on the PD side.
- Alternatively instead of using two separate inductors one inductor with two symmetric windings on the same core can be used, to reduce the tolerances between the inductors, to reduce the overall inductor size and cost and to providing a better EMC behavior.
- In this case care needs to be taken, that parasitic capacitances between the two windings are kept low, e. g. by separating the windings using a coil former with two separate sections.
- Additionally when choosing or designing an inductor it needs to be ensured, that the self resonating frequency of the inductor (caused by the inductance in combination with the parasitic intra-winding capacitance and, if a coupled inductor is being used, also the inter-winding capacitance) is outside the communication frequency band, so that the communication signal is not being disturbed by such effects, otherwise this could have a significant impact on the return loss at the MDI connector.
- A maximum practically suitable inductance value is seen to be in the range of **500  $\mu\text{H}$** , which would lead to a total inductance within the PSE or PD of **1 mH**.

# Coupling Network Capacitors

- The coupling capacitors need to be large enough, so that they do not have a significant effect on the droop.
- For intrinsically safe ports the maximum capacitance is limited to about  $560 \text{ nF} \pm 10 \%$  assuming at least  $25 \Omega$  series impedance. As a failure within a capacitor needs to be assumed 2 of these capacitors have to be used in series.
- Including tolerances, this leads to a minimum capacitance of  $250 \text{ nF}$ .
- If larger capacitors need to be used, then an additional protection method for the electronics (e.g. encapsulation) would be necessary.
- For non-intrinsically safe links larger coupling capacitors are possible.
- As the two wire system is being powered, at least the coupling capacitor connected to the positive signal line, can see a significant amount of DC bias.
- This DC bias can lead to a significant reduction in capacitance, depending on the dielectric, the voltage rating and the mechanical size of the capacitor.
- To prevent an unintended unbalance, ceramic capacitors with a relatively stable dielectric (e.g. X7R) and a high enough voltage rating, with some headroom need to be chosen.
- To cover the additional tolerances the following simulations are done with a capacitance of **200 nF**.

# Signal-to-Signal High Pass Filter


- The coupling circuit is forming a high pass filter for the signal-to-signal path between the two PHY ICs.
- The corner frequency of this high pass filter needs to be well below the high pass filter frequency at the input side of the PHY IC, which is in the current PHY proposal approx. 200 kHz.
- The following schematic shows the simulation circuit for the diagram on the next slide:






# Signal-to-Signal High Pass Filter

- The corner frequency of the high pass filter is approx. 16 kHz and therefore well below the corner frequency of the 200 kHz high pass filter at the PHY IC input side:




# Power-to-Signal Band Pass Filter

- The coupling circuit is forming a band pass filter between the PSE power input and the PHY IC input.
- Depending on the attenuation within the signal frequency range (typically at frequencies of 200 kHz and above in the current PHY proposal), the power supply noise before the coupling circuit may be higher.
- A reasonable power supply noise (especially at lower temperatures) would be  $100 \text{ mV}_{pp}$ , which needs at least 20 dB attenuation by the coupling network assuming a maximum in-band noise of  $10 \text{ mV}_{pp}$ .
- The following schematic shows the simulation circuit for the diagram on the next slide:




# Power-to-Signal Band Pass Filter

- The following diagram shows the coupling behavior of power supply noise into the PHY IC input.
- At a frequency of 200 kHz the attenuation is approx. 28 dB, which is in a suitable range.




# Influence of the Clamping Diodes

- The following model has been used to simulate the influence of the clamping diodes for different temperatures (25 °C, 60 °C, 90 °C and 100 °C):



# Influence of the Clamping Diodes

- The following diagram shows the influence of the clamping diodes on the positive signal amplitudes over temperature when taking a coupling circuit for an intrinsically safe spur output into account.
- Especially at higher temperatures there are already some effects on the communication signal (blue curves) visible, but the influence is still such small so that no receive problems should occur.
- The red curves show the current into the clamping diodes assembly.



# Conclusion

- A coupling network consisting of two 500  $\mu\text{H}$  inductors (or one coupled inductor with an open circuit inductance of 250  $\mu\text{H}$ , which results in a total inductance of 1 mH) in combination with two capacitors with at least 200 nF capacitance seems to be suitable as power and signal coupling network for a powered 10 Mbit/s two wire long reach link segment.
- Depending on how well the two inductors are matched, an additional common mode choke, being able to handle also the supply DC current will likely be necessary.
- An inductor value of 500  $\mu\text{H}$  for each inductor leads to an attenuation of noise coming from the power supply circuit of approx. 28 dB @ 200 kHz, which allows to have, with some safety margin, a power supply output ripple of 100 mV<sub>pp</sub> assuming a maximum in-band noise level of 10 mV<sub>pp</sub> at the PHY IC input.
- These values are similar to the values being used for PoDL.
- Reducing the inductor values, will increase the droop of the signal and also reduce the allowed noise margin for the power supply at a given high pass filter frequency of 200 kHz.
- A 1 mH inductor is larger, compared to the inductors being used for the higher speed PoDL systems, but seems to be necessary due to the much lower signal frequency when running at 10 Mbit/s.
- Implementing a capacitive signal coupling with two times 200 nF provides a low enough corner frequency of the high pass filter being formed by the coupling network to provide an adequate signal transmission down to a signal frequency of 200 kHz.

**Thank You**