

PHY Control Proposal

William Lo, Axonne Inc.

November 13, 2018

Steps in PHY Control





Figure 97-26—PHY Control state diagram

- Use 1000BASE-T1 PHY Control State Diagram without modifications.
- When finalizing training in PAM4 want to make sure we don't send data. Only send idles



loc_phy_ready and rem_phy_ready



- *_phy_ready from both PHYs must be OK to safely enter normal operation.
- Currently no way to exchange using 64/65 encoder as defined.

Proposal: Option 1

- Define training idle control code in 64/65 encoder
- loc_phy_ready = NOT_OK send /TI/, = OK send /I/
- Pro: Not visible at XGMII, Con: Need to modify existing 64/65 encoder

Control character	Notation	XGMII control codes	MGBASE-T1 control codes	MGBASE-T1 O code
idle	/I/	0x07	0x00	
training idle	/TI/	0x07	0x09	
LPI	/LI/	0x06	0x06	
start	/S/	0xFB	Encoded by block type field	
terminate	/T/	0xFD	Encoded by block type field	
error	/E/	0xFE	0x1E	
Sequence ordered set	/Q/	0x9C	Encoded by block type field plus O code	0x0
reserved0	/R/	0x1C	0x2D	
reserved1		0x3C	0x33	
reserved2	/A/	0x7C	0x4B	
reserved3	/K/	0xBC	0x55	
reserved4		0xDC	0x66	
reserved5		0xF7	0x78	
Signal ordered set	/Fsig/	0x5C	Encoded by block type field plus O code	0xF

Proposal: Option 2

- Define training idle sequence order set in 64/65 encoder
- loc_phy_ready = NOT_OK send /Q/00/00/04/, = OK send /I/
- Pro: No change to 64/65 encoder
- Con: Unnecessary detail visible at XGMII RX, False injection at XGMII TX.

Lane 0	Lane 1	Lane 2	Lane 3	Description
Sequence /Q/	0x00	0x00	0x00	Reserved
Sequence /Q/	0x00	0x00	0x01	Local Fault
Sequence /Q/	0x00	0x00	0x02	Remote Fault
Sequence /Q/	0x00	0x00	0x03	Link Interruption
Sequence /Q/	0x00	0x00	0x04	Training Idle
Sequence /Q/	>= 0x00	>= 0x00	>= 0x05	Reserved

- Need to check if /Q/00/00/04/ is already used somewhere else.

THANK YOU