

Timestamp Inaccuracy Due to Different Reference Points

Richard Tse, Steve Gorshe IEEE 802.3 Geneva, Switzerland January 2020 microchip.com



Problem: Message Timestamp Point in IEEE 802.3 is different from IEEE 1588 and IEEE 802.1AS

If endpoints timestamp different events, the PTP round trip time measurement (RTT) result will be wrong



³ Message Timestamp Point

Subclause 90.7 of IEEE 802.3 states

 "The transmit path data delay is measured from the input of the beginning of the SFD at the xMII to its presentation by the PHY to the MDI. The receive path data delay is measured from the input of the beginning of the SFD at the MDI to its presentation by the PHY to the xMII."

however...

Subclause 7.3.4.1 of IEEE 1588v2 and subclause 11.3.9 of IEEE 802.1AS define the message timestamp point as follow:

- "the message timestamp point for an event message shall be the beginning of the first symbol after the Start of Frame (SOF) delimiter"
- "the message timestamp point for a PTP event message shall be the beginning of the first symbol following the start of frame delimiter"



Effect of Different Message Timestamp Points

- Link delay measurement is affected by the message timestamp point
 - A timestamp at the beginning of SFD is earlier than a timestamp at the beginning of the first symbol after SFD
 - Examples:
 - Master and slave both use symbol after SFD:
 - Measured link delay = X
 - Master and slave both use beginning of SFD:
 - Measured link delay = X
 - Master uses symbol after SFD and Slave uses beginning of SFD:
 - Measured link delay = $X T_{SFD}$
 - T_{SFD} is the time occupied by a SFD symbol
 - creates a constant time error $cTE = T_{SFD}$
- Alignment marker could also separate the SFD and the symbol after the SFD, creating an even greater discrepancy between their corresponding timestamps



4

⁵ Considerations

- The problem with 25GE with RS-FEC, identified in parkholm_itsa_01_0120, was considered
 - With the proposed update a timestamp taken with a implementation according to current Clause 90 could differ by one RS-FEC frame length of 5280UI. Degrading timestamp performance on implementations aligned to current definition.
- A similar problem was identified in tse_itsa_02_0120
 - Alignment marker could also separate the SFD and the symbol after the SFD, creating an even greater discrepancy between their corresponding timestamps.
- Some implementations have been designed to fit 1588 and 802.1AS while others have been designed to fit 802.3. No matter what we decide for the message timestamp point, some implementations will have their performance compromised.
 - At the time clause 90 was written, the difference between message timestamp points wasn't that important given the PHYs and the time error requirements that were in use
 - Now, with the new PHYs and the new timing error requirements, the difference is important
- For high timing accuracy applications, IEEE 802.3 should be consistent with the parent specs (IEEE 1588 and IEEE 802.1AS) that it is servicing



⁶ Proposal

- Use the proposed text modification from nicholl_nea_01_190416.pdf (for Clause 90.7 or potentially for a new clause:
 - The transmit path data delay is measured from the beginning of the <u>first symbol after</u> the SFD at the xMII input to the beginning of the <u>first symbol after the</u> SFD at the MDI output. The receive path data delay is measured from the beginning of the <u>first symbol after</u> the SFD at the MDI input to the beginning of the <u>first symbol after</u> the SFD at the MDI input to the beginning of the <u>first symbol after</u> the SFD at the xMII output.
 - For a PHY that includes an FEC function, the transmit and receive path data delays may show significant variation depending upon the position of the <u>beginning of the first symbol after the</u> SFD within the FEC block. However, since the variation due to this effect in the transmit path is expected to be compensated by the inverse variation in the receive path, it is recommended that the transmit and receive path data delays be reported as if the <u>beginning of the first symbol after the</u> SFD is at the start of the FEC block.
 - The receiver of a multi-lane PHY is expected to include a buffer to compensate for skew between the lanes. This buffer selectively delays each lane such that the lanes are aligned at the buffer output. The earliest arriving lane experiences the most delay through the buffer and the latest arriving lane experiences the least delay through the buffer. The receive path data delay for a multi-lane PHY is reported as if the beginning of the <u>first symbol after the</u> SFD arrived at the MDI input on the lane with the smallest buffer delay.



Proposal (continued)

 Add informative text or informative annex that shows the effect this message timestamp point could have on the error of implementations that used the other message timestamp point and, for some situations (single lane, no FEC, and no AM or CWM), how it might be compensated for.







Backup Information





-Timestamps t1 and t4 (corresponding to MDI) are captured at the PTP Master -Timestamps t2 and t3 (corresponding to MDI) are captured at the PTP Slave -All timestamps are given to the PTP Slave so it can:

- calculate RTT
- do adjustments to make $t^2 = t^1 + RTT/2$



¹²Time Error Measurement Model (for Boundary Clock)

- PTP Master and PTP Slave are ideal (no timestamping errors, perfectly stable clocks)
- Boundary Clock's time error (TE) is affected by timestamping errors on messages to/from Master and to/from Slave
 - other sources of TE are ignored for this discussion
- $|\mathsf{TE}_{\mathsf{BC}}| = 0.5^*(|t1_{\mathsf{err}_\mathsf{bc}}| + |t2_{\mathsf{err}_\mathsf{bc}}| + |t3_{\mathsf{err}_\mathsf{bc}}| + |t4_{\mathsf{err}_\mathsf{bc}}|) = (|\mathsf{Tx}_{\mathsf{timestamp}_\mathsf{error}}| + |\mathsf{Rx}_{\mathsf{timestamp}_\mathsf{error}}|)$



¹³PTP Timestamp Generation Model

- A timestamp is generated at the time the "message timestamp point" crosses "reference plane", which is the intersection between the network (i.e. the medium) and the PHY
- Timestamp capture is implemented at the "timestamp measurement plane", which, in practice, occurs at point
 A and must be moved back to the reference plane
- Good estimate of the PHY delay ("path data delay", the time between the reference plane and the timestamp measurement plane) is needed → varying delays should be compensated for
- Every endpoint needs to have the same understanding of the above concepts and how compensation is done





¹⁴Current IEEE 802.3 Support for Time Synchronization (1)



CROCHIP

within the generic Reconciliation Sublayer (gRS)

¹⁵Current IEEE 802.3 Support for Time Synchronization (2)

- TSSI allows for "PHY" delay measurement to be done by TimeSync Client(s)
 - The **transmit path data delay is measured** from the beginning of the <u>SFD at the xMII input</u> to the beginning of the <u>SFD at the MDI output</u>.
 - The **receive path data delay is measured** from the beginning of the <u>SFD at the MDI input</u> to the beginning of the <u>SFD at the xMII output</u>.
- The obtained data delay measurement is reported in the form of a quartet of values as defined for the TimeSync managed object class.
 - maximum transmit data delay
 - minimum transmit data delay
 - maximum receive data delay
 - minimum receive data delay



Figure 90-3-Data delay measurement



¹⁶Why Can't High Accuracy Time Transport be Achieved Now with IEEE 802.3?

- PTP timestamping is done at the MDI
- IEEE 802.3's timestamping is done at the xMII (per clause 90 of IEEE 802.3)
- PHY data delay must be known for the PTP message to move the timestamp from xMII to MDI
- Many newer 802.3 PHYs have fundamental dynamic variations in their data delay
- But
 - Data delay variations in the PHY are not inherently visible at the xMII
- Thus
 - IEEE 802.3's current timestamping mechanism does not inherently support high accuracy on PHYs with data delay variations
 - Specifications are needed on how to deal with each data delay variation



Figure 90-3-Data delay measurement





17

¹⁸Application Timing Requirements

- From ITU-T Recommendation G.8273.2, Timing characteristics of telecom boundary clocks and telecom slave clocks
 - Specifies the max timing errors that can be added by a telecom boundary clock
 - cTE: constant time error
 - dTE_L: low-passed dynamic time error
 - MTIE: Maximum Time Interval Error
 - TDEV: Time Deviation
 - TE_L: constant time error + low-passed dynamic time error

Tir

• TE: constant time error + unfiltered dynamic time error

Classes C and D were added in 2018 for 5G transport applications

Time Error Type	Class	Requirement (ns)		
max TE	А	100		
	В	70		
	С	30		
	D	for further study		
max TE _L	A, B, C	not defined		
	D	5		

Class	cTE Requirement (ns)				
А	±50				
В	±20				
С	±10				
D	for further study				

me Error Type	Class	Requirement (ns)	Observation interval τ (s)	
dTE	A and B	MTIE = 40	$m < \tau \le 1000$ (for constant temp)	
	A and B	MTIE = 40	m < τ ≤ 10000 (for variable temp)	
	С	MTIE = 10	m < τ ≤ 1000 (for constant temp)	
	D	MTIE = for further study		
	A and B	TDEV = 4	m < τ ≤ 1000 (for constant temp)	
	С	TDEV = 2		
	D	TDEV = for further study		



¹⁹Application Timing Consequences

- ITU Q13/SG15 WD13-25 shows why improved PTP performance is needed:
 - For radio time alignment error (TAE) of 260ns (see "TAE" in the figure on slide 9):
 - With all Class B Boundary Clocks everywhere, including in the RUs, L = 1 (only direct connect can satisfy requirements!)
 - With all Class C Boundary Clocks in network and class B Slave Clocks in the RUs, L = 5
 - With all Class C Boundary Clocks in network and "class C-like" Slave Clocks in the RUs, L = 7
 - If results were expanded to use class D Boundary Clocks in network and "class C-like" Slave Clocks in the RUs, L > 17
- To build a practical C-RAN network for 5G applications, PTP Clock performance should be Class C or better



²⁰Resulting Performance vs Target Performance

- Target Max|TE| = 30ns for class C Telecom Boundary Clock
 - In a system, there are other sources of TE, in addition to those from timestamping, that use up the allowance

Ethernet Rate	Path Data Delay Variation per Tx/Rx Interface (ns)				Total TE per	Path Data Delay
	mismatched SFD timestamp point	Idle insert/remove (per Idle)	AM insert/remove	Lane Distribution	Tx or Rx Interface (ns)	Variation Contribution to Max TE , per PTP Boundary Clock (ns)
GE	8	16	N/A	N/A	24	48
10GE	0.8	3.2	N/A	N/A	4	8
25GE	0.32	1.28	2.56	N/A	4.16	8.32 100GE is very
40GE	0.2	1.6	6.4	4.8	13	26 important for C-RAN
100GE	0.08	0.64	12.8	12.16	25.68	51.36
200GE	0.04	0.32	2.56	2.24	5.16	10.32
400GE	0.02	0.16	2.56	2.4	5.14	10.28

