

Clause 104 Maintenance Requests #3

Karl Peterson

Heath Stewart



Overview

Item	Updated?
SCCP PSE/PD Watchdog Timer Overlap	No
SCCP C_{IN_CLASS}	Yes
→ SCCP t_{REC}	Yes
→ SCCP t_{RESET} Timing	New
→ SCCP $t_{READSLOT}$ Timing	Yes
→ SCCP $t_{WRITESLOT}$ Timing	Yes
Reduce $T_{F, min}$	New

PSE and PD SCCP Timers Overlap

▶ PSE Table 104-4

Item	Parameter	Symbol	Unit	Min	Max	Class	Type	Additional information
8	Classification time	T_{Class}	ms	—	366	All Classes 0 to 9	All	See 104.4.5
					1300	Classes 10 to 15		

▶ PD Table 104-7

...								
15	SCCP watchdog timeout	$T_{\text{SCCP_watchdog}}$	ms	150	200	AHA B. C. D	See 104.5.5	
				1000 1300	1300 2000	E		

SCCP Watchdog Timer

...

15	SCCP watchdog timeout	$T_{\text{SCCP_watchdog}}$	ms	150	200	<u>A</u> , <u>B</u> , <u>C</u> , <u>D</u>	See 104.5.5
				1000 <u>1300</u>	1300 <u>2000</u>	<u>E</u>	

Technical, 802.3cg, Page 93, Table 104-7, Item 15

Comment:

The PSE and PD SCCP timers overlap. If all commands are executed at maximum timings the PD timeout can occur too aggressively.

Suggested Remedy:

Change SCCP, min:max for Class E from 1000ms:1300ms to 1300ms:2000ms.

Need to Address: **Consensus**

Solution Details: **Consensus**

Technical, 802.3cg, Page 93, Table 104-7, Item 6b

Need to Address: Consensus

Solution Details: Consensus

Comment


- ▶ C_{IN_CLASS} is limited to ensure that excessive rise and fall times do not interfere with SCCP
 - Other timing parameters are affected by C_{IN_CLASS}
 - t_R and t_F were generous and can already accommodate C_{IN_CLASS} of up to 0.8uF
- ▶ C_{IN_CLASS}, max is 0.4uF for Type E
- ▶ This value is unnecessarily restrictive and potentially infeasible
 - A reservoir cap is required to maintain PD operation during Reset commands

Suggested Remedy

Modify Table 104-7, Item 6b

6b	Input capacitance during DO_CLASSIFICATION state	C _{IN_Class}	μF	—	0.2	A, A₁ <u>B, C,</u> <u>D</u>	All classes <u>Applies during t_R and t_F only.</u>
				=	0.4 <u>0.8</u>	<u>E</u>	

SCCP t_{REC} Timing




Parameter	Min	Max
<u>(Type E) t_{REC}</u>	<u>0.27</u> <u>0.5</u>	<u>0.33</u>
t_{CHRG}	<u>0.2</u>	
V_{CHRG}	<u>$0.9 \times V_{PUPmin}$</u>	

- ▶ t_{REC} should be treated like t_{CHRG}
 - t_{REC} max timing is already constrained by $t_{READ/WITESLOT}$
 - Real world slew rates between V_{TH} and V_{PUP} , rising, cannot be accommodated by existing timing relationships
 - **Propose:** Only a min should be specified for Type E, increase min to track C_{IN_CLASS} change
- ▶ t_{CHRG} introduces confusion without adding value
 - t_{CHRG} was intended to enable reservoir capacitor recharge but instead interferes by over-constraining charge
 - **Propose:** Remove as redundant to t_{REC}

Need to Address: **Consensus**

Solution Details: **Consensus**

SCCP Reset Command Timing




Parameter	Min	Max
t_F	0.025	0.25
t_{RSTL}	8	10.5
t_{PDH}	0.7	1.3
<u>(Type E) t_{MSP}</u>	1.8	2.2 <u>2.4</u>
$t_{PDL, E}$	2.8	5.2
$t_{PDL, E}$ w/ CRM	21	34 <u>39</u>
t_R	0.025	0.5
<u>(Type E) t_{REC}</u>	0.27 <u>0.5</u>	0.33

- ▶ C_{IN_CLASS} change lengthens real-world Reset component timings
- ▶ T_{PDL} was by far the tightest PD timing accuracy requirement
 - Make rationale and economically feasible by increasing to $\sim\pm 20\%$
- ▶ Incorporate t_{REC} change for Type E as proposed previously
- ▶ **Propose:** Changes as shown, editorial license to split rows

Need to Address: Consensus

Solution Details: Consensus


SCCP t_{READSLOT} Timing



Parameter	Min	Max
t_{F}	0.025	0.25
t_{MSR}	0.9	1.4 <u>1.3</u>
t_{R0L}	1.75	3.25
t_{R}	0.025	0.5
<u>(Type E) t_{REC}</u>	0.27 <u>0.5</u>	0.33
t_{READSLOT}		3.83 <u>5</u>

- ▶ Late changes to Read Slot component timing affected t_{READSLOT} but were not accounted correctly
 - Original $t_{\text{READSLOT,max}}$ did not correlate to sum of components
 - ▶ Original calcs did not account for PSE and PD discrepancies for t_{R} and t_{F} in end-to-end systems
 - ▶ Incorporate t_{REC} change for Type E as proposed previously
 - ▶ **Propose:** Changes as shown, editorial license to split rows
- Need to Address: Consensus
Solution Details: Consensus

SCCP $t_{\text{WRITESLOT}}$ Timing




Parameter	Min	Max
t_F	0.025	0.25
t_{W1L}	0.09	0.61 <u>0.64</u>
<u>(Type E)</u> t_{W0L}	1.8	2.2 <u>2.6</u>
t_R	0.025	0.5
<u>(Type E)</u> t_{REC}	0.27 <u>0.5</u>	0.33
$t_{WRITESLOT}$		2.78 <u>3.85</u>

- ▶ Original calcs did not account for PSE and PD discrepancies for t_R and t_F in end-to-end systems
- ▶ C_{IN_CLASS} change lengthens real-world Write Slot component timings
- ▶ Incorporate t_{REC} change for Type E as proposed previously
- ▶ **Propose:** Changes as shown, editorial license to split rows

Need to Address: Consensus

Solution Details: Consensus

SCCP t_F Timing



Parameter	Min	Max
t_F	0.025 <u>0</u>	0.25

- ▶ $t_{F,min}$ is over-specified and serves as a design recommendation while serving no interoperability value
 - Strong negative effect on economic feasibility
- ▶ **Propose:** Change as shown for Type E

Need to Address: Consensus

Solution Details: Consensus

Figure 104-10 Reset command

Technical, 802.3cg, Page 95, Figure 104-10

Comment

V_CHRG and t_CHRG requirements are limiting without bringing value to the standard.

Suggested Remedy

Modify Figure 104-10 as shown.

Remove V_CHRG and associated voltage line.

Remove t_CHRG arrow and text.

Remove timing reference dashed line at right end of t_CHRG arrow.




Figure 104-10—Reset command timing diagram

Figure change based on
proposed changes on slide 6

Figure 104-11 Write 0/1 slot

Technical, 802.3cg, Page 96, Figure 104-11

Comment

V_CHRG and t_CHRG requirements are limiting without bringing value to the standard.

Suggested Remedy

Modify Figure 104-11 as shown.

Remove V_CHRG and associated voltage line.

Remove t_CHRG arrow and text.

Remove timing reference dashed line at right end of t_CHRG arrow.




Figure 104-11—Write 0/1 slot timing diagram

Figure change based on
proposed changes on slide 6

Figure 104-12 Read 0/1 slot

Technical, 802.3cg, Page 96, Figure 104-12

Comment

V_CHRG and t_CHRG requirements are limiting without bringing value to the standard.

Suggested Remedy

Modify Figure 104-12 as shown.

Remove V_CHRG and associated voltage line.

Remove t_CHRG arrow and text.

Remove timing reference dashed line at right end of t_CHRG arrow.




Figure 104-12—Read 0/1 slot timing diagram

Figure change based on
proposed changes on slide 6

Sample Changes

Item	Parameter	Symbol	Unit	Min	Max	<u>PSE/PD</u> <u>Type</u>	Additional information
6a	<u>Write Time Slot</u>	$t_{\text{WRITESLOT}}$	ms	2.7	3.3	<u>A, B, C,</u> <u>D</u>	
				=	<u>2.78</u> <u>3.85</u>	<u>E</u>	
6b	<u>Read Time Slot</u>	t_{READSLOT}	ms	2.7	3.3	<u>A, B, C,</u> <u>D</u>	
				=	3.83 <u>5</u>	<u>E</u>	
7	Recovery Time	t_{REC}	ms	0.27	0.33	All <u>A, B, C,</u> <u>D</u>	
				<u>0.5</u>		<u>E</u>	
8	Write 0 Low Time	t_{W0L}	ms	1.8	2.2	All <u>A, B, C,</u> <u>D</u>	
				<u>1.8</u>	<u>2.6</u>	<u>E</u>	
9	Write 1 Low Time	t_{W1L}	ms	0.08	0.25	<u>A, B, C,</u> <u>D</u>	
				<u>0.09</u>	0.61 <u>0.64</u>	<u>E</u>	